| 数据搜索系统,热门电子元器件搜索 |
|
ADP5003ACPZ-R7 数据表(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5003ACPZ-R7 数据表(HTML) 5 Page - Analog Devices |
|
5 / 31 page ![]() Data Sheet ADP5003 Rev. A | Page 5 of 31 BUCK REGULATOR SPECIFICATIONS VPVIN1 = VPVINSYS = 4.2 V to 15 V, VPVIN2 = 0.65 V to 5 V, TJ = −40°C to +125°C for minimum/maximum specifications, and TA = 25°C for typical specifications, unless otherwise noted. Table 2. Parameter Symbol Min Typ Max Unit Test Conditions/Comments OUTPUT CHARACTERISTICS Programmable Output Voltage Range1 VPVOUT1 0.6 5.0 V Buck Regulator Gain ABUCK 2.5 VPVOUT1/VVSET1 Error Amplifier Transconductance gm1 509 600 661 µS Buck Output Voltage Accuracy2 −1 +1 % VOUT1 load current (ILOAD1) = 10 mA Regulation Line (ΔVPVOUT1/VPVOUT1)/ΔVPVIN1 0.004 %/V ILOAD1 = 10 mA Load (ΔVPVOUT1/VPVOUT1)/ΔILOAD1 0.04 %/A 0 mA ≤ ILOAD1 ≤ 3 A, VPVIN1 = 12 V Total Output Voltage Accuracy ±1.5 % 4.2 V ≤ VPVIN1 ≤ 15V, 1 mA ≤ ILOAD1 ≤ 3A OPERATING SUPPLY CURRENT IIN 3.8 mA ILOAD1 = 0 mA, LDO disabled, buck switching SW1 CHARACTERISTICS SW1 On Resistance RPFET 130 200 mΩ VPVIN1 = 15 V (PVIN1 to SW1) RNFET 60 100 mΩ VPVIN1 = 15 V (SW1 to PGND1) Current Limit Threshold ILIMIT1 3.5 A Negative channel field effect transistor (NFET) switch valley current limit −1 A Negative current limit Slew Rate SLEWSW1 1.6 V/ns VPVIN1 = 15 V, ILOAD1 = 1 A Minimum On Time3 tMIN_ON 35 ns Minimum Off Time tMIN_OFF 100 128 ns BUCK REGULATOR ACTIVE PULL DOWN RPDWN-B 90 Ω Channel disabled BUCK REGULATOR SOFT START (SS) tSSBUCK 2 ms HICCUPTIME tHICCUP 33 ms VSETxADJUSTABLE INPUT BIAS CURRENT IVSET1, IVSET2 10 150 nA OSCILLATOR Internal Switching Frequency 1 fSW1 2.25 2.5 2.75 MHz RRT ≤ 71.2 kΩ Internal Switching Frequency 2 fSW2 0.26 0.3 0.34 MHz RRT = 600 kΩ SYNC Frequency Range fSYNC 0.3 2.5 MHz Minimum Pulse Width Positive 20 ns Negative 10 ns 1 The switching frequency, minimum on time, and minimum off time may limit the output voltage range. 2 The buck output voltage accuracy is relative to the nominal output voltage and accounts for reference voltage, gain, and offset error. 3 The minimum on time indicates the minimum high-side turn on time to ensure fixed frequency switching. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |