ADP5003ACPZ-R7 datasheet(6/31 Pages) AD

6 / 31 page

ADP5003

Data Sheet

Rev. A | Page 6 of 31

LDO SPECIFICATIONS

VPVIN1 = VPVINSYS = 4.2 V to 15 V, VPVIN2 = 0.65 V to 5 V, LDO headroom voltage (VHR) = 300 mV, TJ = −40°C to +125°C for

minimum/maximum specifications, and TA = 25°C for typical specifications, unless otherwise noted.

Table 3.

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions/Comments

OUTPUT CHARACTERISTICS

Programmable Output Voltage Range1

VLDO

0.6

3.3

VVFB2P-VFB2N

LDO Gain

ALDO

1.65

VLDO/VVSET2

Output Voltage Accuracy2

−1

VOUT2 load current (ILOAD2) =

150 mA

Regulation

Line

(ΔVLDO/VLDO)/ΔVPVIN2

0.007

%/V

(VPVOUT2 + VHR) ≤ VPVIN2 ≤ 6 V,

ILOAD2 = 100 mA

Load

(ΔVLDO/VLDO)/ΔILOAD2

0.08

%/A

10 mA ≤ ILOAD2 ≤ 3 A

Total Output Voltage Accuracy

±1.5

(VPVOUT2 + VHR) ≤ VPVIN2 ≤ 6 V,

10 mA ≤ ILOAD2 ≤ 3 A

OPERATING SUPPLY CURRENT

IGND

1.8

2.5

ILOAD2 = 0 μA

2.3

ILOAD2 = 3 A

MINIMUM VOLTAGE REQUIREMENTS

ILOAD2 = 3 A

PVINSYS to PVOUT23

VPVINSYS-PVOUT2

1.5

VREG_LDO to PVOUT24

VVREG_LDO-PVOUT2

1.35

Required to drive NFET

Dropout5

VDROPOUT

100

CURRENT-LIMIT THRESHOLD6

ILIMIT2

3.1

4.5

LDO SOFT START (SS) TIME

tSSLDO

400

µs

LDO ACTIVE PULL-DOWN

RPDWNLDO

300

Channel disabled

OUTPUT NOISE

NPVOUT2

µV rms

10 Hz to 100 kHz, ILOAD2 = 1 A

LDO POWER SUPPLY REJECTION RATIO

PSRRLDO

VPVIN2 = VPVOUT2 + 0.3 V, ILOAD2 = 1A

VPVOUT2 = 1.3 V

1 kHz

10 kHz

100 kHz

1000 kHz

VPVOUT2 = 3.3 V

1 kHz

10 kHz

100 kHz

1000 kHz

Limited by minimum PVINSYS to PVOUT2 and VREG_LDO to PVOUT2 voltage.

The LDO output voltage accuracy is relative to the nominal output voltage and accounts for reference voltage, gain, and offset error.

PVINSYS must be higher than PVOUT2 by at least VPVINSYS-PVOUT2 to keep the LDO regulating.

PVOUT2 must be lower than VREG_LDO by at least VVREG_LDO-PVOUT2 to keep the LDO regulating.

The dropout voltage is the input to output voltage differential when the input voltage is set to the nominal output voltage.

The current-limit threshold is the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V output

voltage is the current that causes the output voltage to drop to 90% of 1.0 V or 0.9 V.

ADAPTIVE HEADROOM CONTROLLER SPECIFICATIONS

VPVIN1 = VPVINSYS = 4.2 V to 15 V, VPVIN2 = 0.65 V to 5 V, TJ = −40°C to +125°C for minimum/maximum specifications, and TA = 25°C for typical

specifications, unless otherwise noted.

Table 4.

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions/Comments

HEADROOM VOLTAGE (PVIN2 − PVOUT2)

VHR

160

ILOAD2 = 1 mA

280

ILOAD2 = 1.5 A

400

ILOAD2 = 3 A

ADP5003ACPZ-R7 数据表(PDF) 6 Page - Analog Devices

ADP5003ACPZ-R7 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表下载

链接网址

ADP5003ACPZ-R7 数据表(PDF) 6 Page - Analog Devices

ADP5003ACPZ-R7 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表 下载

链接网址

数据表下载