数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32WLE4JC 数据表(PDF) 124 Page - STMicroelectronics

部件名 STM32WLE4JC
功能描述  Multiprotocol LPWAN 32-bit Arm® Cortex®-M4 MCUs, LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32WLE4JC 数据表(HTML) 124 Page - STMicroelectronics

Back Button STM32WLE4JC Datasheet HTML 120Page - STMicroelectronics STM32WLE4JC Datasheet HTML 121Page - STMicroelectronics STM32WLE4JC Datasheet HTML 122Page - STMicroelectronics STM32WLE4JC Datasheet HTML 123Page - STMicroelectronics STM32WLE4JC Datasheet HTML 124Page - STMicroelectronics STM32WLE4JC Datasheet HTML 125Page - STMicroelectronics STM32WLE4JC Datasheet HTML 126Page - STMicroelectronics STM32WLE4JC Datasheet HTML 127Page - STMicroelectronics STM32WLE4JC Datasheet HTML 128Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 146 page
background image
Electrical characteristics
STM32WLE5/E4xx
124/146
DS13105 Rev 9
Figure 26. 12-bit buffered/non-buffered DAC
IDDA(DAC)
DAC consumption from
VDDA
DAC output
buffer ON
No load, middle
code (0x800)
-
315
500
µA
No load, worst code
(0xF1C)
-
450
670
DAC output
buffer OFF
No load, middle
code (0x800)
--
0.2
Sample and hold mode, CSH =
100 nF
-
315 x
Ton/(Ton
+Toff)(4)
670 x
Ton/(Ton
+Toff)(4)
IDDV(DAC)
DAC consumption from
VREF+
DAC output
buffer ON
No load, middle
code (0x800)
-
185
240
µA
No load, worst code
(0xF1C)
-
340
400
DAC output
buffer OFF
No load, middle
code (0x800)
-
155
205
Sample and hold mode, buffer ON,
CSH = 100 nF, worst case
-
185 x
Ton/(Ton
+Toff)(4)
400 x
Ton/(Ton
+Toff)(4)
Sample and hold mode, buffer OFF,
CSH = 100 nF, worst case
-
155 x
Ton/(Ton
+Toff)(4)
205 x
Ton/(Ton
+Toff)(4)
1. Guaranteed by design.
2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
3. Refer to Table 72: I/O static characteristics.
4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to the reference manual for more details.
Table 84. DAC characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
MSv47959V2
12-bit
digital-to-analog
converter
Buffered/non-buffered DAC
DAC_OUTx
RLOAD
CLOAD
Buffer
(1)
(1) The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads
directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in
the DAC_CR register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com