STM32WLE4JC datasheet(121/146 Pages) STMICROELECTRONICS

121 / 146 page

DS13105 Rev 9

121/146

STM32WLE5/E4xx

Electrical characteristics

133

Figure 24. VREFOUT_TEMP when VRS = 0

Iline_reg

Line regulation

2.8 V ≤ VDDA ≤ 3.6 V

Normal

mode

2000

ppm

Iload_reg

Load regulation

500 μA ≤ Iload ≤ 4 mA

Normal

mode

-50

500

ppm

/mA

Tcoeff

Temperature

coefficient

-40 °C < TJ < +105 °C

±[Tcoeff _ vrefint

+ 50]

ppm

/°C

0 °C < TJ < +50 °C

±[Tcoeff_vrefint

+ 50]

PSRR

Power supply

rejection

100 kHz

tSTART

Startup time

CL = 0.5 µF(3)

300

350

µs

CL = 1.1 µF(3)

500

650

CL = 1.5 µF(3)

650

800

IINRUSH

Control of

maximum DC

current drive on

VREFBUF_OUT

during start-up

phase (4)

IDDA

(VREFBUF)

VREFBUF

consumption

from VDDA

Iload = 0 µA

µA

Iload = 500 µA

Iload = 4 mA

1. Guaranteed by design or characterization. Not tested in production.

2. In degraded mode, VREFBUF cannot maintain accurately the output voltage that follows (VDDA - drop voltage).

3. The capacitive load must include a 100 nF capacitor in order to cut-off the high-frequency noise.

4. To correctly control the VREFBUF in-rush current during start-up phase and scaling change, the VDDA voltage must be in

the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for VRS = 0 and VRS = 1.

Table 83. VREFBUF characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

MSv62522V2

2.025

2.03

2.035

2.04

2.045

2.05

2.055

2.06

-40

-20

100

120

°C

Mean

Min

Max

STM32WLE4JC 数据表(PDF) 121 Page - STMicroelectronics

STM32WLE4JC 数据表(HTML) 121 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载