数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM2434...ALV 数据表(PDF) 217 Page - Texas Instruments

部件名 AM2434...ALV
功能描述  AM243x Sitara™ Microcontrollers
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM2434...ALV 数据表(HTML) 217 Page - Texas Instruments

Back Button AM2434...ALV Datasheet HTML 213Page - Texas Instruments AM2434...ALV Datasheet HTML 214Page - Texas Instruments AM2434...ALV Datasheet HTML 215Page - Texas Instruments AM2434...ALV Datasheet HTML 216Page - Texas Instruments AM2434...ALV Datasheet HTML 217Page - Texas Instruments AM2434...ALV Datasheet HTML 218Page - Texas Instruments AM2434...ALV Datasheet HTML 219Page - Texas Instruments AM2434...ALV Datasheet HTML 220Page - Texas Instruments AM2434...ALV Datasheet HTML 221Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 280 page
background image
7.10.5.14.1.2.2 OSPI0 PHY DDR Timing
Table 7-99 defines DLL delays required for OSPI0 PHY DDR Mode. Table 7-100, Figure 7-84, Table 7-101, and
Figure 7-85 present timing requirements and switching characteristics for OSPI0 PHY DDR Mode.
Table 7-99. OSPI0 DLL Delay Mapping for PHY DDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT FIELD
DELAY VALUE
Transmit
1.8V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x3E
3.3V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x3B
Receive
1.8V, DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x15
3.3V, DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x3A
All other modes
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
Table 7-100. OSPI0 Timing Requirements – PHY DDR Mode
see Figure 7-84
NO.
MODE
MIN
MAX
UNIT
O15
tsu(D-LBCLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_DQS edge
1.8V, DDR with External Board Loopback
0.53
ns
1.8V, DDR with DQS
-0.46
ns
3.3V, DDR with External Board Loopback
1.23
ns
3.3V, DDR with DQS
-0.66
ns
O16
th(LBCLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_DQS edge
1.8V, DDR with External Board Loopback
1.24(1)
ns
1.8V, DDR with DQS
3.59
ns
3.3V, DDR with External Board Loopback
1.44(1)
ns
3.3V, DDR with DQS
7.92
ns
(1)
This Hold time requirement is larger than the Hold time provided by a typical OSPI/QSPI/SPI device. Therefore, the trace length
between the SoC and attached OSPI/QSPI/SPI device must be sufficiently long enough to ensure that the Hold time is met at the SoC.
The length of the SoC's external loopback clock (OSPI0_LBCLKO to OSPI0_DQS) may need to be shortened to compensate.
OSPI_DQS
O16
O15
OSPI_TIMING_04
OSPI_D[i:0]
O16
O15
Figure 7-84. OSPI0 Timing Requirements – PHY DDR with External Board Loopback or DQS
www.ti.com
AM2434, AM2432, AM2431
SPRSP65D – APRIL 2021 – REVISED AUGUST 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
217
Product Folder Links: AM2434 AM2432 AM2431



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com