数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LSM6DSOX 数据表(PDF) 85 Page - STMicroelectronics

部件名 LSM6DSOX
功能描述  iNEMO inertial module: always-on 3D accelerometer and 3D gyroscope
PDF  199 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LSM6DSOX 数据表(HTML) 85 Page - STMicroelectronics

Back Button LSM6DSOX Datasheet HTML 81Page - STMicroelectronics LSM6DSOX Datasheet HTML 82Page - STMicroelectronics LSM6DSOX Datasheet HTML 83Page - STMicroelectronics LSM6DSOX Datasheet HTML 84Page - STMicroelectronics LSM6DSOX Datasheet HTML 85Page - STMicroelectronics LSM6DSOX Datasheet HTML 86Page - STMicroelectronics LSM6DSOX Datasheet HTML 87Page - STMicroelectronics LSM6DSOX Datasheet HTML 88Page - STMicroelectronics LSM6DSOX Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 199 page
background image
9.56
INT_DUR2 (5Ah)
Tap recognition function setting register (r/w).
Table 154. INT_DUR2 register
DUR3
DUR2
DUR1
DUR0
QUIET1
QUIET0
SHOCK1
SHOCK0
Table 155. INT_DUR2 register description
DUR[3:0]
Duration of maximum time gap for double tap recognition. Default: 0000
When double tap recognition is enabled, this register expresses the maximum time between two consecutive
detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to
16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.
QUIET[1:0]
Expected quiet time after a tap detection. Default value: 00
Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default
value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different
value, 1LSB corresponds to 4*ODR_XL time.
SHOCK[1:0]
Maximum duration of overthreshold event. Default value: 00
Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event.
The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a
different value, 1LSB corresponds to 8*ODR_XL time.
9.57
WAKE_UP_THS (5Bh)
Single/double-tap selection and wake-up configuration (r/w)
Table 156. WAKE_UP_THS register
SINGLE_
DOUBLE_TAP
USR_OFF
_ON_WU
WK_THS5
WK_THS4
WK_THS3
WK_THS2
WK_THS1
WK_THS0
Table 157. WAKE_UP_THS register description
SINGLE_DOUBLE_TAP
Single/double-tap event enable. Default value: 0
(0: only single-tap event enabled;
1: both single and double-tap events enabled)
USR_OFF_ON_WU
Drives the low-pass filtered data with user offset correction (instead of high-pass filtered data) to the
wakeup function.
WK_THS[5:0]
Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR (5Ch).
Default value: 000000
LSM6DSOX
INT_DUR2 (5Ah)
DS12814 - Rev 3
page 85/199



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com