EFP01 datasheet(45/158 Pages) SILABS

45 / 158 page

Table 5.5. EFP0101/EFP0102 VOA Output

Parameter

Symbol

Test Condition

Min

Typ

Max

Unit

Allowed programmable peak

current setting

IPKADJ_RANGE

Buck, EM0, BB_IPK setting

—

Buck, EM2, BB_IPK_EM2 setting

—

VDDB input voltage range

VVDDB

Wired buck, input supply connec-

ted to VDDB pin

1.8

—

5.5

VDDA input voltage range

VVDDA

Low-voltage circuitry unused

—

GND

—

Output programmable volt-

age range

VVOA_RANGE

EFP0101 / EFP0102

1.7

—

3.3

Default output voltage

VVOA

EFP0101 / EFP0102

—

1.86

—

Output load current1

ILOAD_MAX

Wired buck, BB_IPK = 31, EM0,

VDDB - VOA > 660 mV,

TON_MAX=72,3

150

—

Wired buck, BB_IPK_EM2 = 7,

EM2, VDDB - VOA > 660 mV,

TON_MAX = 72,3

—

Output voltage accuracy

VVOA_ACC

Buck, EM0, 1.8V ≤ VOA ≤ 3.3V,

BB_IPK = 10, ILOAD = 25 mA3

—

1.41

77.6

Buck, EM2, 1.8V ≤ VOA ≤ 3.3V,

BB_IPK = 10, ILOAD = 25 mA3

—

6.8

94.7

DC line regulation

LINEREG

Buck mode3

—

1.40

—

mV/V

Load Transient

VVOA_LOADPULL Buck mode, ILOAD changes be-

tween 10 and 80 mA3

—

3.32

—

DC load regulation

LOADREG

Buck mode3

—

0.07

—

mV/mA

Output voltage range,

Coarse Regulator enabled

VVOA_COARSE

EM4, 0 µA < ILOAD < 100 µA

1.69

—

MIN(3.40,

VDDB)

Output load current, Coarse

Regulator enabled

ILOAD_COARSE

EM4, VOA output within

V_VOA_COARSE range

—

100

µA

Nominal inductor, 20% toler-

ance

LDCDCA

Wired buck configuration, VDDB -

VOA > 3.0V

—

3.3

—

µH

Wired buck configuration, VDDB -

VOA ≤ 3.0V

—

2.2

—

µH

Startup time from output en-

abled to output within 1% of

final target voltage4

TSTART

Wired buck (VOA), BB_IPK = 18,

ILOAD = 10 mA

—

247

—

µs

Note:

1. Maximum output load current is determined by first measuring the output voltage with a 5mA load. Maximum output load is the

maximum load at which measured output voltage is no lower than 50mV from the original 5mA load measured voltage.

2. With less than 660 mV of headroom in buck mode, TON will be limited and the desired peak current can never be reached, result-

ing in a reduction in output load current. BB_TON_MAX = 7 (2030ns) supports the lowest headroom.

3. Specifications assume minimum headroom requirement has been met if (i.e., VDDB - VOA > 660mV, if operating in buck DCDC

mode, or VDDB - VOA > 365mV, if operating in LDO mode).

4. For converters enabled by default, total startup time will be TSTART + TBOOT (found in the General Operating Conditions table)

EFP01 Energy Friendly PMIC Family Data Sheet

Electrical Specifications

silabs.com | Building a more connected world.

Rev. 1.3 | 45

EFP01 数据表(PDF) 45 Page - Silicon Laboratories

EFP01 数据表(HTML) 45 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载