数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EFP01 数据表(PDF) 93 Page - Silicon Laboratories

部件名 EFP01
功能描述  EFP01 Energy Friendly PMIC Family
PDF  158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

EFP01 数据表(HTML) 93 Page - Silicon Laboratories

Back Button EFP01 Datasheet HTML 89Page - Silicon Laboratories EFP01 Datasheet HTML 90Page - Silicon Laboratories EFP01 Datasheet HTML 91Page - Silicon Laboratories EFP01 Datasheet HTML 92Page - Silicon Laboratories EFP01 Datasheet HTML 93Page - Silicon Laboratories EFP01 Datasheet HTML 94Page - Silicon Laboratories EFP01 Datasheet HTML 95Page - Silicon Laboratories EFP01 Datasheet HTML 96Page - Silicon Laboratories EFP01 Datasheet HTML 97Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 158 page
background image
Bit
Name
Reset
Access
Description
3
TEMP_FAULT
0
read-write
Status flag indicating an over temperature condition has
occurred since last clear. Temperature threshold is set by
ADC_LIMITS.ADC_T_LIM. This flag requires
ADC_CC_CTRL.ADC_INTERVAL be set to a non-zero
value to ensure automatic periodic ADC readings are tak-
en.
Note this flag is masked by default - set corresponding bit
in the STATUS_GM register to unmask.
Can be cleared by writing a "1".
2
I2C_FAULT
0
read-write
Status flag indicating an I2C fault has occurred since last
clear.
Note this flag is masked by default - set corresponding bit
in the STATUS_GM register to unmask.
Can be cleared by writing a "1".
1
OTP_CRC_FAULT
0
read-write
Status flag indicating an OTP CRC violation has occurred
since last clear.
Note this flag is masked by default - set corresponding bit
in the STATUS_GM register to unmask.
Can be cleared by writing a "1".
0
OTP_READ
0
read-write
Status flag indicating that OTP was read since last clear.
This flag is expected to be set everytime the EFP01 is
powered up, and should be cleared at power-up.
It is recommended to keep this flag unmasked always to
ensure that any EFP01 reset will result in an IRQ to the
host MCU, allowing the host MCU to reinitialize any
EFP01 registers.
Note this flag is unmasked by default - therefore, every
power-up and reset deassertion (which causes an OTP
read), results in an unmasked flag and the IRQ pin asser-
tion.
Can be cleared by writing a "1".
EFP01 Energy Friendly PMIC Family Data Sheet
Register Definitions
silabs.com | Building a more connected world.
Rev. 1.3 | 93



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com