EFP01 datasheet(27/158 Pages) SILABS

27 / 158 page

3.5 Memory

3.5.1 OTP

The EFP01 has contains OTP memory that is programmed at the factory to load calibration constants and configuration defaults into

the registers. The default configuration may be modified after power-up by overwriting the corresponding register via I2C write. Addition-

ally, any OTP address can be directly read through register I2C accesses.

The out-of-reset default OTP configuration can be restored by three methods:

1. A VDDA/VDDB/VBOOST power-cycle, resulting in a POR

2. Setting the CMD.OTP_REREAD bit. This will cause the EFP01 registers to be overwritten with the OTP defaults.

3. Setting the CMD.RESET bit. This will cause the EFP01 registers to be momentarily cleared to 0, and then overwritten with the OTP

defaults.

Note: When the converter mode bitfields are cleared to 0, any enabled converters or LDOs will be disabled for ~400us, which can

result in a supply brown-out. For this reason, use of CMD.OTP_REREAD is recommended instead.

Note: When the EFP01 DCDC B is powering the EFR32 DECOUPLE supply, the out-of-reset mode for DCDC B is Disabled. If the

EFR32 is not also getting reset, the EFR32 internal LDO must be re-enabled before resetting the OTP to its default values.

Refer to the OTP Definition section for more details and default OTP programming.

3.5.2 Registers

The EFP01 is controlled and configured via access to its Registers. Register access is supported in all of EFP01's energy modes (i.e.,

EM0, EM2, and EM4).

Default configuration and calibration register values are automatically loaded from OTP at boot (see 7.2 OTP Defaults).

Refer to the Register Definitions section for more details.

3.6 Communications and Other Digital Peripherals

3.6.1 Inter-Integrated Circuit Interface (I2C)

The I2C module provides an interface between the EFP01 and the host MCU. It is capable of operating in I2C secondary/device mode

only, with transmission rates from 10 kbit/s up to 5 Mbit/s, and can function in EM0, EM2, and EM4. The EFP01 uses a fixed I2C ad-

dress of 0x60.

The I2C module has internal pull ups on its SDA and SCL pins that are enabled automatically at startup. These internal pull ups can be

disabled using the I2C_PU bit in the I2C_CTRL register.

In addition, the I2C module provides an optional, non-standard Direct Mode feature to allow fast transitions between Energy Modes

(described in 3.3.1 Energy Mode Control). EFP01's internal pull ups are automatically disabled when Direct Mode is enabled.

Note: Direct Mode is primarily intended for applications where the EFP01 is the only device on the I2C bus - other I2C devices may not

tolerate the non-standard I2C states used by Direct Mode.

EFP01 Energy Friendly PMIC Family Data Sheet

System Overview

silabs.com | Building a more connected world.

Rev. 1.3 | 27

EFP01 数据表(PDF) 27 Page - Silicon Laboratories

EFP01 数据表(HTML) 27 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载