数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F104FCAFP 数据表(PDF) 162 Page - Renesas Technology Corp

部件名 R5F104FCAFP
功能描述  True low-power platform (66 μA/MHz, and 0.57 μA for operation with only RTC and LVD) for the general-purpose applications, with 1.6-V to 5.5-V operation, 16- to 512-Kbyte code flash memory, and 41 DMIPS at 32 MHz
PDF  207 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F104FCAFP 数据表(HTML) 162 Page - Renesas Technology Corp

Back Button R5F104FCAFP Datasheet HTML 158Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 159Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 160Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 161Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 162Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 163Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 164Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 165Page - Renesas Technology Corp R5F104FCAFP Datasheet HTML 166Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 207 page
background image
RL78/G13
3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = –40 to +105°C)
R01DS0131EJ0350 Rev.3.50
162 of 200
Jun 30, 2020
3.5.2 Serial interface IICA
(TA = –40 to +105°C, 2.4 V
≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
Parameter
Symbol
Conditions
HS (high-speed main) Mode
Unit
Standard Mode
Fast Mode
MIN.
MAX.
MIN.
MAX.
SCLA0 clock frequency
fSCL
Fast mode: fCLK
≥ 3.5 MHz
0
400
kHz
Standard mode: fCLK
≥ 1 MHz
0
100
kHz
Setup time of restart condition
tSU:STA
4.7
0.6
µs
Hold timeNote 1
tHD:STA
4.0
0.6
µs
Hold time when SCLA0 = “L”
tLOW
4.7
1.3
µs
Hold time when SCLA0 = “H”
tHIGH
4.0
0.6
µs
Data setup time (reception)
tSU:DAT
250
100
ns
Data hold time (transmission)Note 2
tHD:DAT
0
3.45
0
0.9
µs
Setup time of stop condition
tSU:STO
4.0
0.6
µs
Bus-free time
tBUF
4.7
1.3
µs
Notes 1.
The first clock pulse is generated after this period when the start/restart condition is detected.
2.
The maximum value (MAX.) of tHD:DAT is during normal transfer and a wait state is inserted in the ACK
(acknowledge) timing.
Caution
The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection
register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in
the redirect destination.
Remark
The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up
resistor) at that time in each mode are as follows.
Standard mode: Cb = 400 pF, Rb = 2.7 k
Ω
Fast mode:
Cb = 320 pF, Rb = 1.1 k
Ω
IICA serial transfer timing
tR
tBUF
tF
tLOW
tHIGH
tHD:STA
Stop
condition
Start
condition
Restart
condition
Stop
condition
tSU:DAT
tSU:STA
tSU:STO
tHD:STA
tHD:DAT
SCLAn
SDAAn
Remark
n = 0, 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com