ADE7169ASTF16 datasheet(112/140 Pages) AD

112 / 140 page

ADE7169F16

Preliminary Technical Data

Rev. PrD | Page 112 of 140

TEMPCAL

0xF7

RTC temperature compensation

Table 107. RTC Configuration SFR (TIMECON, 0xA1)

Bit

Location

Bit

Mnemonic

Default

Value

Description

Midnight Flag

MIDNIGHT

This bit is set when the RTC rolls over to 00:00:00:00. It can be cleared by

the user to indicate that the midnight event has been serviced. In twenty-

four hour mode, the midnight flag is raised once a day at midnight.

Twenty-four hour mode

256 Hour mode. The HOUR register will roll over from 255 to 0.

24 Hour mode. The HOUR register will roll over from 23 to 0.

TFH

Note: This bit is retained during a watchdog reset or an external reset. It is

reset after a power on reset (POR).

Interval Timer Timebase Selection

ITS[1:0]

Timebase

1/128 second

Second

Minute

5-4

ITS[1:0]

Hour

Interval Timer One-Time Alarm

The ALARM flag will be set after INTVAL counts and then another

interval count will start.

SIT

The ALARM flag will be set after one time interval.

Interval Timer Alarm Flag

ALARM

This bit is set when the configured time interval has elapsed. It can be

cleared by the user to indicate that the alarm event has been serviced.

Interval Timer Enable

The interval timer is disabled. The 8-bit interval timer counter is

reset.

ITEN

Set this bit to enable the interval timer. The RTCEN bit must also

be set to enable the interval timer.

RTC Enable. Also Temperature, Battery and Supply ADC Background

Strobe Enable

The RTC and interval timer are disabled and the RTC registers are

cleared. When this bit is clear, the background ADC strobe timer

is disabled.

The RTC is enabled. The background ADC strobe timer is enabled.

RTCEN

Note: This bit is retained during a watchdog reset or an external reset. It is

reset after a power on reset (POR).

Table 108. Hundredths of a Second Counter SFR (HTHSEC, 0xA2)

Bit

Location

Bit

Mnemonic

Default

Value

Description

This counter updates every 1/128 second, referenced from the calibrated

32kHz clock. It overflows from 127 to 00, incrementing the seconds

counter, SEC.

7-0

HTHSEC

Note: This register is retained during a watchdog reset or an external reset.

It is reset after a power on reset (POR).

ADE7169ASTF16 数据表(PDF) 112 Page - Analog Devices

ADE7169ASTF16 数据表(HTML) 112 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载