ADE7169ASTF16 datasheet(116/140 Pages) AD

116 / 140 page

ADE7169F16

Preliminary Technical Data

Rev. PrD | Page 116 of 140

UART SERIAL INTERFACE

The ADE7169F16 UART can be configured in one of four

modes:

- Shift register with baud rate fixed at Fcore/12

- 8-bit UART with variable baud rate

- 9- bit UART with baud rate fixed at Fcore/64 or Fcore/32

- 9 bit UART with variable baud rate

Variable baud rates are defined by using an internal timer to

generate any rate between 300 and 115200 bauds/s.

The UART serial interface provided in the ADE7169F16 is a

full-duplex serial interface. It is also receive buffered, by storing

the first received byte in a receive buffer until the reception of

the second byte is complete. The physical interface to the UART

is provided via the RxD (P1.0) and TxD (P1.1) pins, while the

firmware interface is through the SFRs presented in Table 115.

Both the serial port receive and transmit registers are accessed

through the SBUF SFR (SFR address = 0x99). Writing to SBUF

loads the transmit register, and reading SBUF accesses a

physically separate receive register.

An enhanced UART mode is offered by using UART Timer and

providing enhanced frame error, break error and overwrite

error detection. This mode is enabled by setting the EXTEN bit

in the CFG SFR—see the UART additional features section. The

SBAUDT and SBAUDF SFR are used to configure UART Timer

and to indicate the enhanced UART errors.

UART SFR REGISTER LIST

Table 115. Serial port SFRs

SFR

Address

Bit Addressable

Description

SCON

0x98

Yes

Serial Communications Control register – see Table 116

SBUF

0x99

Serial Port Buffer – see Table 117

SBAUDT

0x9E

Enhanced error checking

– see Table 118

SBAUDF

0x9D

Enhanced Fractional Divider

– see Table 119

Table 116. SCON SFR Bit Description SFR (SCON, 0x98)

Bit

Location

Bit

Addr.

Bit

Name

Default

Value

Description

UART Serial Mode Select Bits. These bits select the serial port operating mode as

follows:

SM0

SM1

Selected Operating Mode.

Mode 0: Shift register, fixed baud rate (Fcore/12).

Mode 1: 8-bit UART, variable baud rate.

Mode 2: 9-bit UART, fixed baud rate (Fcore/32) or (Fcore/16).

7-6

0x9F,

0x9E

SM0,

SM1

Mode 3: 9-bit UART, variable baud rate.

0x9D

SM2

Multiprocessor Communication Enable Bit.

Enables multiprocessor communication in Modes 2 and 3 and framing error detection

in Mode 1.

In Mode 0, SM2 should be cleared.

In Mode 1, if SM2 is set, RI is not activated if a valid stop bit was not received. If SM2 is

cleared, RI is set as soon as the byte of data is received.

ADE7169ASTF16 数据表(PDF) 116 Page - Analog Devices

ADE7169ASTF16 数据表(HTML) 116 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载