| 数据搜索系统,热门电子元器件搜索 |
|
ES9842PRO 数据表(PDF) 36 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9842PRO 数据表(HTML) 36 Page - ESS Technology,Inc |
|
36 / 167 page ![]() CONFIDENTIAL ADVANCE INFORMATION ES9842 PRO Product Datasheet 36 VERSION 0.5 ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM The following list shows the various clocks of the ES9842 PRO and the associated registers for configuration. Analog ADC Clock ADC clock must be maintained to be between 22.5792MHz & 24.576MHz • Register 194[0] (SEL_CLK_DIV) • Register 193[2:1] (SEL_SYSCLK_IN) • Register 193[0] (EN_ANA_CLKIN) IADC Clock (Digital Input ADC clock) Set to the same clock frequency as the analog ADC clock, digital sampling. • Register 3[2:0] (SELECT_IADC_NUM) o Set this so it matches Analog ADC clock of 22.5792 or 24.576MHz. • Register 1 o Dependent on channels required. • Register 193[2:1] (SEL_SYSCLK_IN) • Register 193[0] (EN_ANA_CLKIN) ADC Decimation Path Clock • Register 2[4:0] (SELECT_ADC_NUM) • Register 1 o Dependent on channels required. • Register 9[6:0] (SELECT_I2S_TDM_NUM) • Register 193[2:1] (SEL_SYSCLK_IN) • Register 193[0] (EN_ANA_CLKIN) Master BCK & WS • Register 8 • Register 7[7:5] MASTER_WS_SCALE • Register 9[6:0] SELECT_I2S_TDM_NUM • Register 193[2:1] (SEL_SYSCLK_IN) • Register 193[0] (EN_ANA_CLKIN) TDM Clock • Register 10[0] (ENABLE_TDM_CLK) S/PDIF Clock • Register 5[2] (ENABLE_SPDIF_CLK) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |