数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9842PRO 数据表(PDF) 36 Page - ESS Technology,Inc

部件名 ES9842PRO
功能描述  32-bit High-Performance 4-Channel ADC
PDF  167 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9842PRO 数据表(HTML) 36 Page - ESS Technology,Inc

Back Button ES9842PRO Datasheet HTML 32Page - ESS Technology,Inc ES9842PRO Datasheet HTML 33Page - ESS Technology,Inc ES9842PRO Datasheet HTML 34Page - ESS Technology,Inc ES9842PRO Datasheet HTML 35Page - ESS Technology,Inc ES9842PRO Datasheet HTML 36Page - ESS Technology,Inc ES9842PRO Datasheet HTML 37Page - ESS Technology,Inc ES9842PRO Datasheet HTML 38Page - ESS Technology,Inc ES9842PRO Datasheet HTML 39Page - ESS Technology,Inc ES9842PRO Datasheet HTML 40Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 167 page
background image
CONFIDENTIAL ADVANCE INFORMATION
ES9842 PRO Product Datasheet
36
VERSION 0.5
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
The following list shows the various clocks of the ES9842 PRO and the associated registers for configuration.
Analog ADC Clock
ADC clock must be maintained to be between 22.5792MHz & 24.576MHz
• Register 194[0] (SEL_CLK_DIV)
• Register 193[2:1] (SEL_SYSCLK_IN)
• Register 193[0] (EN_ANA_CLKIN)
IADC Clock (Digital Input ADC clock)
Set to the same clock frequency as the analog ADC clock, digital sampling.
• Register 3[2:0] (SELECT_IADC_NUM)
o
Set this so it matches Analog ADC clock of 22.5792 or 24.576MHz.
• Register 1
o
Dependent on channels required.
• Register 193[2:1] (SEL_SYSCLK_IN)
• Register 193[0] (EN_ANA_CLKIN)
ADC Decimation Path Clock
• Register 2[4:0] (SELECT_ADC_NUM)
• Register 1
o
Dependent on channels required.
• Register 9[6:0] (SELECT_I2S_TDM_NUM)
• Register 193[2:1] (SEL_SYSCLK_IN)
• Register 193[0] (EN_ANA_CLKIN)
Master BCK & WS
• Register 8
• Register 7[7:5] MASTER_WS_SCALE
• Register 9[6:0] SELECT_I2S_TDM_NUM
• Register 193[2:1] (SEL_SYSCLK_IN)
• Register 193[0] (EN_ANA_CLKIN)
TDM Clock
• Register 10[0] (ENABLE_TDM_CLK)
S/PDIF Clock
• Register 5[2] (ENABLE_SPDIF_CLK)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com