数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9842PRO 数据表(PDF) 48 Page - ESS Technology,Inc

部件名 ES9842PRO
功能描述  32-bit High-Performance 4-Channel ADC
PDF  167 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9842PRO 数据表(HTML) 48 Page - ESS Technology,Inc

Back Button ES9842PRO Datasheet HTML 44Page - ESS Technology,Inc ES9842PRO Datasheet HTML 45Page - ESS Technology,Inc ES9842PRO Datasheet HTML 46Page - ESS Technology,Inc ES9842PRO Datasheet HTML 47Page - ESS Technology,Inc ES9842PRO Datasheet HTML 48Page - ESS Technology,Inc ES9842PRO Datasheet HTML 49Page - ESS Technology,Inc ES9842PRO Datasheet HTML 50Page - ESS Technology,Inc ES9842PRO Datasheet HTML 51Page - ESS Technology,Inc ES9842PRO Datasheet HTML 52Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 167 page
background image
CONFIDENTIAL ADVANCE INFORMATION
ES9842 PRO Product Datasheet
48
VERSION 0.5
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
Switching Characteristics
Test Conditions (unless otherwise noted)
TA = 25oC, AVCC = AVCCL = AVCCR = +4.5V, AVDD = +3.3V, fs = 48kHz, MCLK = 49.152MHz, I2S output
PARAMETER
SYMBOL
MINIMUM
TYPICAL
MAXIMUM
UNIT
MCLK timing
Frequency
fMCLK
20
-
50
MHz
Analog ADC
fADC
20
-
25
MHz
Duty Cycle
-
45
50
55
%
Bit Clock Frequency
PCM (LJ/I2S) Mode
fbCLK
-
2 x fs x TDM_LENGTH
MCLK/2
MHz
PCM (LJ/I2S) + Enable_64FS Mode
fbCLK
-
-
MCLK
MHz
TDM4 (4ch data line)
fbCLK
-
4 x fs x TDM_LENGTH
MCLK
MHz
TDM8 (8ch data line)
fbCLK
-
8 x fs x TDM_LENGTH
MCLK
MHz
TDM16 (16ch data line)
fbCLK
-
16 x fs x TDM_LENGTH
MCLK
MHz
Frame Clock Normal Frequency
PCM (LJ/I2S) Mode
WS
MCLK/4096
-
MCLK/128
kHz
PCM (LJ/I2S) + Enable_64FS Mode
WS
-
-
MCLK/64
kHz
TDM4 (4ch data line)
WS
MCLK/4096
-
MCLK/128
kHz
TDM8 (8ch data line)
WS
MCLK/4096
-
MCLK/256
kHz
TDM16 (16ch data line)
WS
MCLK/4096
-
MCLK/512
kHz
Table 22 - Switching Characteristics
Note: Analog ADC (fADC) on the clock distribution diagram must be between 20-25MHz. MCLK used must be divided by 1
or 2 to create fADC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com