数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9842PRO 数据表(PDF) 87 Page - ESS Technology,Inc

部件名 ES9842PRO
功能描述  32-bit High-Performance 4-Channel ADC
PDF  167 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9842PRO 数据表(HTML) 87 Page - ESS Technology,Inc

Back Button ES9842PRO Datasheet HTML 83Page - ESS Technology,Inc ES9842PRO Datasheet HTML 84Page - ESS Technology,Inc ES9842PRO Datasheet HTML 85Page - ESS Technology,Inc ES9842PRO Datasheet HTML 86Page - ESS Technology,Inc ES9842PRO Datasheet HTML 87Page - ESS Technology,Inc ES9842PRO Datasheet HTML 88Page - ESS Technology,Inc ES9842PRO Datasheet HTML 89Page - ESS Technology,Inc ES9842PRO Datasheet HTML 90Page - ESS Technology,Inc ES9842PRO Datasheet HTML 91Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 167 page
background image
VERSION 0.5
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
ES9842 PRO Product Datasheet
87
Register 34: SYNC CONTROL
Bits
[7]
[6]
[5]
[4]
[3]
[2]
[1]
[0]
Default
1'b0
1'b0
1'b0
1'b1
1'b1
1'b1
1'b1
1'b1
Bits
Mnemonic
Description
[7]
AUTO_ADC_CLKDIV_SYNC
When enabled, the analog ADC clock divider is only allowed to
change synchronously to the reference.
• 1'b0: Auto sync disabled (default)
• 1'b1: Auto sync enabled
[6]
AUTO_CLK_IADC_PHASE_SYNC
Allows phase of CLK_IADC to be tuned automatically according to
ADC input data. Only used when SYS_CLK is faster than CLK_IADC.
• 1'b0: CLK_IADC phase tuning disabled (default)
• 1'b1: Auto CLK_IADC phase tuning
[5]
AUTO_DSD_PHASE_SYNC
Uses DSD clock input from GPIO1 as the sync reference, unless
DSD_SYNC_TO_1FS is set.
• 1'b0: DSD clock is not the sync reference (default)
• 1'b1: DSD clock is the sync reference, unless
DSD_SYNC_TO_1FS is set
[4]
AUTO_WS_PHASE_SYNC
Uses WS input from GPIO2 as the sync reference, if
AUTO_DSD_PHASE_SYNC is not set.
• 1'b0: WS is not the sync reference
• 1'b1: WS is the sync reference, if AUTO_DSD_PHASE_SYNC
is not set (default)
[3]
AUTO_ICG_EN_SYNC
When enabled, the clock dividers and ADC enables are only allowed
to change synchronously to the reference.
• 1'b0: Auto sync disabled
• 1'b1: Auto sync enabled (default)
[2]
AUTO_ICG_SYNC
Allows programmable clock dividers to auto sync to the reference.
• 1'b0: Auto sync disabled
• 1'b1: Auto sync enabled (default)
[1]
AUTO_FIR_SYNC
Allows FIR to auto sync to the reference.
• 1'b0: Auto sync disabled
• 1'b1: Auto sync enabled (default)
[0]
AUTO_FS_SYNC
Allows FS signals to auto sync to the reference.
• 1'b0: Auto sync disabled
• 1'b1: Auto sync enabled (default)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com