ES9842PRO datasheet(64/167 Pages) ESS

64 / 167 page

CONFIDENTIAL ADVANCE INFORMATION

ES9842 PRO Product Datasheet

VERSION 0.5

ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM

Some RESERVED registers do not default to 0x00 and should not be modified for normal operation. If the value of the

reserved registers is changed from the default state, it will be noted.

System Registers

Bits

[7]

[6:5]

[4]

[3]

[2]

[1]

[0]

Default

1'b0

2'b00

1'b0

Bits

Mnemonic

Description

[7]

SOFT_RESET

Performs soft reset to the digital core

• 1'b0: Normal operation

• 1'b1: Reset digital core

[6:5]

OUTPUT_SEL

Selects output data format.

• 2'd0: I2S output (default)

• 2'd1: SPDIF output

• 2'd2: TDM output

• 2'd3: DSD output

[4]

RESERVED

[3]

ENABLE_64FS_MODE

Enables 64FS mode for 768k sample rate.

• 1'b0: 64FS mode disabled (default)

• 1'b1: 64FS mode enabled

[2]

TWO_CH_MODE

Enables ADC two channel mode. ADC Channel 3 is mixed into ADC

Channel 1. ADC Channel 4 is mixed into Channel 2.

• 1'b0: Two channel mode disabled (default)

• 1'b1: Two channel mode enabled

[1]

MONO_MODE

Enables mono mode. All 4-channel data is mixed into Ch1. For Ch1,

mono mode has higher priority than two channel mode.

• 1'b0: Mono mode disabled (default)

• 1'b1: Mono mode enabled

[0]

RESERVED

ES9842PRO 数据表(PDF) 64 Page - ESS Technology,Inc

ES9842PRO 数据表(HTML) 64 Page - ESS Technology,Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载