ST92F124 datasheet(209/429 Pages) STMICROELECTRONICS

209 / 429 page

209/429

MULTIFUNCTION TIMER (MFT)

MULTIFUNCTION TIMER (Cont’d)

INTERRUPT/DMA MASK REGISTER (IDMR)

R255 - Read/Write

Reset value: 0000 0000 (00h)

Bit 7 = GTIEN: Global timer interrupt enable.

This bit is set and cleared by software.

0: Disable all Timer interrupts

1: Enable all timer Timer Interrupts from enabled

sources

Bit 6 = CP0D: Capture 0 DMA mask.

This bit is set by software to enable a Capt0 DMA

transfer and cleared by hardware at the end of the

block transfer.

0: Disable capture on REG0R DMA

1: Enable capture on REG0R DMA

Bit 5 = CP0I: Capture 0 interrupt mask.

0: Disable capture on REG0R interrupt

1: Enable capture on REG0R interrupt (or Capt0

DMA End of Block interrupt if CP0D=1)

Bit 4 = CP1I: Capture 1 interrupt mask.

This bit is set and cleared by software.

0: Disable capture on REG1R interrupt

1: Enable capture on REG1R interrupt

Bit 3 = CM0D: Compare 0 DMA mask.

This bit is set by software to enable a Comp0 DMA

transfer and cleared by hardware at the end of the

block transfer.

0: Disable compare on CMP0R DMA

1: Enable compare on CMP0R DMA

Bit 2 = CM0I: Compare 0 Interrupt mask.

This bit is set and cleared by software.

0: Disable compare on CMP0R interrupt

1: Enable compare on CMP0R interrupt (or

Comp0 DMA End of Block interrupt if CM0D=1)

Bit 1 = CM1I: Compare 1 Interrupt mask.

This bit is set and cleared by software.

0: Disable compare on CMP1R interrupt

1: Enable compare on CMP1R interrupt

Bit 0 = OUI:

Overflow/Underflow interrupt mask.

This bit is set and cleared by software.

0: Disable Overflow/Underflow interrupt

1: Enable Overflow/Underflow interrupt

DMA COUNTER POINTER REGISTER (DCPR)

R240 - Read/Write

Reset value: undefined

Bits 7:2 = DCP[7:2]: MSBs of DMA counter regis-

ter address.

These are the most significant bits of the DMA

counter register address programmable by soft-

ware. The DCP2 bit may also be toggled by hard-

ware if the Timer DMA section for the Compare 0

channel is configured in Swap mode.

Bit 1 = DMA-SRCE: DMA source selection.

This bit is set and cleared by hardware.

0: DMA source is a Capture on REG0R register

1: DMA destination is a Compare on CMP0R reg-

ister

Bit 0 = REG/MEM: DMA area selection.

This bit is set and cleared by software. It selects

the source and destination of the DMA area

0: DMA from/to memory

1: DMA from/to Register File

GTIEN CP0D CP0I CP1I CM0D CM0I CM1I OUI

DCP7 DCP6 DCP5 DCP4 DCP3 DCP2

DMA

SRCE

REG/

MEM

ST92F124 数据表(PDF) 209 Page - STMicroelectronics

ST92F124 数据表(HTML) 209 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST92F124 数据表(PDF) 209 Page - STMicroelectronics

ST92F124 数据表(HTML) 209 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载