ST92F124 datasheet(230/429 Pages) STMICROELECTRONICS

230 / 429 page

230/429

MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (SCI-M)

MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (Cont’d)

INTERRUPT STATUS REGISTER (S_ISR)

R247 - Read/Write

Reset value: undefined

Bit 7 = OE: Overrun Error Pending.

This bit is set by hardware if the data in the Receiv-

er Buffer Register was not read by the CPU before

the next character was transferred into the Receiv-

er Buffer Register (the previous data is lost).

0: No Overrun Error.

1: Overrun Error occurred.

Bit 6 = FE: Framing Error Pending bit.

This bit is set by hardware if the received data

word did not have a valid stop bit.

0: No Framing Error.

1: Framing Error occurred.

Note: In the case where a framing error occurs

when the SCI is programmed in address mode

and is monitoring an address, the interrupt is as-

serted and the corrupted data element is trans-

ferred to the Receiver Buffer Register.

Bit 5 = PE: Parity Error Pending.

This bit is set by hardware if the received word did

not have the correct even or odd parity bit.

0: No Parity Error.

1: Parity Error occurred.

Bit 4 = RXAP: Receiver Address Pending.

RXAP is set by hardware after an interrupt ac-

knowledged in the address mode.

0: No interrupt in address mode.

1: Interrupt in address mode occurred.

Note: The source of this interrupt is given by the

couple of bits (AMEN, AM) as detailed in the IDPR

Bit 3 = RXBP: Receiver Break Pending bit.

This bit is set by hardware if the received data in-

put is held low for the full word transmission time

(start bit, data bits, parity bit, stop bit).

0: No break received.

1: Break event occurred.

Bit 2 = RXDP: Receiver Data Pending bit.

This bit is set by hardware when data is loaded

into the Receiver Buffer Register.

0: No data received.

1: Data received in Receiver Buffer Register.

Bit 1 = TXBEM: Transmitter Buffer Register Emp-

ty.

This bit is set by hardware if the Buffer Register is

empty.

0: No Buffer Register Empty event.

1: Buffer Register Empty.

Bit 0 = TXSEM: Transmitter Shift Register Empty.

This bit is set by hardware if the Shift Register has

completed the transmission of the available data.

0: No Shift Register Empty event.

1: Shift Register Empty.

Note: The Interrupt Status Register bits can be re-

set but cannot be set by the user. The interrupt

source must be cleared by resetting the related bit

when executing the interrupt service routine (natu-

rally the other pending bits should not be reset).

RXAP

RXBP RXDP

TXBEM

TXSEM

ST92F124 数据表(PDF) 230 Page - STMicroelectronics

ST92F124 数据表(HTML) 230 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载