| 数据搜索系统,热门电子元器件搜索 |
|
S12SCIV2/D 数据表(PDF) 115 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
S12SCIV2/D 数据表(HTML) 115 Page - Freescale Semiconductor, Inc |
|
115 / 130 page ![]() MC9S12H256 Device User Guide — V01.18 A.6 SPI A.6.1 Master Mode Figure A-5 and Figure A-6 illustrate the master mode timing. Timing values are shown in Table A-17. Figure A-5 SPI Master Timing (CPHA = 0) SCK (OUTPUT) SCK (OUTPUT) MISO (INPUT) MOSI (OUTPUT) SS1 (OUTPUT) 1 9 5 6 MSB IN2 BIT 6 . . . 1 LSB IN MSB OUT2 LSB OUT BIT 6 . . . 1 10 4 4 2 9 (CPOL = 0) (CPOL = 1) 3 11 12 1. If configured as output. 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |