MPC5553_07 datasheet(26/66 Pages) FREESCALE

26 / 66 page

MPC5553 Microcontroller Data Sheet, Rev. 2.0

Electrical Characteristics

Freescale Semiconductor

Figure 4. Pad Output Delay

3.13

AC Timing

3.13.1

Reset and Configuration Pin Timing

2 This parameter is supplied for reference and is guaranteed by design and tested.

3 The delay, and the rise and fall, are measured to 20% or 80% of the respective signal.

4 Out delay is shown in Figure 4. Add a maximum of one system clock to the output delay for delay with respect to system clock.

5 This parameter is guaranteed by characterization before qualification rather than 100% tested.

Table 19. Reset and Configuration Pin Timing1

1 Reset timing specified at: F

SYS = 132 MHz; VDDEH = 3.0–5.25 V; VDD = 1.35–1.65 V; and TA = TL to TH.

Spec

Characteristic

Symbol

Min

Max

Unit

RESET pulse width

tRPW

—

tCYC

RESET glitch detect pulse width

tGPW

2—

tCYC

PLLCFG, BOOTCFG, WKPCFG, RSTCFG setup time to RSTOUT valid

tRCSU

—

tCYC

PLLCFG, BOOTCFG, WKPCFG, RSTCFG hold time from RSTOUT valid

tRCH

0—

tCYC

VDD ÷ 2

VOH

VOL

Rising-edge

out delay

Falling-edge

Pad

internal data

Pad

output

out delay

input signal

MPC5553 数据表(PDF) 26 Page - Freescale Semiconductor, Inc

MPC5553 数据表(HTML) 26 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

MPC5553 数据表(PDF) 26 Page - Freescale Semiconductor, Inc

MPC5553 数据表(HTML) 26 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载