MPC5553_07 datasheet(48/66 Pages) FREESCALE

48 / 66 page

MPC5553 Microcontroller Data Sheet, Rev. 2.0

Electrical Characteristics

Freescale Semiconductor

3.14.3

MII FEC Asynchronous Inputs Signal Timing

FEC_CRS and FEC_COL

Table 30 lists MII FEC asynchronous input signal timing.

Figure 31 shows MII FEC asynchronous input timing listed in Table 30.

Figure 31. MII FEC Asynchronous Inputs Timing Diagram

3.14.4

MII FEC Serial Management Channel Timing

FEC_MDIO and FEC_MDC

Table 31 lists MII FEC serial management channel timings. The FEC functions correctly with a maximum

FEC_MDC frequency of 2.5 MHz.

Figure 32 shows MII FEC serial management channel timings listed in Table 31.

Table 30. MII FEC Asynchronous Inputs Signal Timing

Spec

Characteristic

Min

Max

Unit

FEC_CRS, FEC_COL minimum pulse width

1.5

—

FEC_TX_CLK period

Table 31. MII FEC Serial Management Channel Timing

Spec

Characteristic

Min

Max

Unit

FEC_MDC falling-edge to FEC_MDIO output invalid

(minimum propagation delay)

0—

FEC_MDC falling-edge to FEC_MDIO output valid

(maximum propagation delay)

—25

FEC_MDIO (input) to FEC_MDC rising-edge setup

—

FEC_MDIO (input) to FEC_MDC rising-edge hold

—

FEC_MDC pulse-width high

40%

60%

FEC_MDC period

FEC_MDC pulse-width low

40%

60%

FEC_MDC period

FEC_CRS, FEC_COL

MPC5553 数据表(PDF) 48 Page - Freescale Semiconductor, Inc

MPC5553 数据表(HTML) 48 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载