| 数据搜索系统,热门电子元器件搜索 |
|
MPC5553 数据表(PDF) 33 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5553 数据表(HTML) 33 Page - Freescale Semiconductor, Inc |
|
33 / 66 page ![]() Electrical Characteristics MPC5553 Microcontroller Data Sheet, Rev. 2.0 Freescale Semiconductor 33 5 CLKOUT positive edge to output signal invalid or Hi-Z (hold time) External bus interface ADDR[8:31] BDIP CS[0:3] DATA[0:31] OE RD_WR TA TEA TS WE/BE[0:3] tCOH 1.04 1.5 — 1.04 1.5 — 1.04 1.5 —ns EBTS=0 EBTS=1 Hold time selectable via SIU_ECCR[EBTS] bit. Calibration bus interface CAL_ADDR[10:11, 27:30] CAL_CS[0, 2:3] CAL_DATA[0:15] CAL_WE/BE[0:1] tCCOH 1.05 1.5 — 1.04 1.5 — 1.04 1.5 —ns EBTS=0 EBTS=1 Hold time selectable via SIU_ECCR[EBTS] bit. 6 CLKOUT positive edge to output signal valid (output delay) External bus interface ADDR[8:31] BDIP CS[0:3] DATA[0:31] OE RD_WR TA TEA TS WE/BE[0:3] tCOV — 10.04 11.0 — 7.54 8.5 — 6.04 7.0 ns EBTS=0 EBTS=1 Output valid time selectable via SIU_ECCR[EBTS] bit. 6a CLKOUT positive edge to output signal valid (output delay) Calibration bus interface CAL_ADDR[10:11, 27:30] CAL_CS[0, 2:3] CAL_DATA[0:15] CAL_WE/BE[0:1] tCCOV — 11.04 12.0 — 8.54 9.5 — 7.04 8.0 ns EBTS=0 EBTS=1 Output valid time selectable via SIU_ECCR[EBTS] bit. Table 22. Bus Operation Timing1 (continued) Spec Characteristic and Description Symbol 40 MHz (ext. bus)2 56 MHz (ext. bus)2 66 MHz (ext. bus)2 Unit Notes Min Max Min Max Min Max |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |