MPC5553_07 datasheet(27/66 Pages) FREESCALE

27 / 66 page

Electrical Characteristics

MPC5553 Microcontroller Data Sheet, Rev. 2.0

Freescale Semiconductor

Figure 5. Reset and Configuration Pin Timing

3.13.2

IEEE 1149.1 Interface Timing

Table 20. JTAG Pin AC Electrical Characteristics1

1 These specifications apply to JTAG boundary scan only. JTAG timing specified at V

DD = 1.35–1.65 V, VDDE = 3.0–3.6 V,

VDD33 and VDDSYN = 3.0–3.6 V, TA = TL to TH, and CL = 30 pF with DSC = 0b10, SRC = 0b11. Refer to Table 21 for functional

specifications.

Spec

Characteristic

Symbol

Min

Max

Unit

TCK cycle time

tJCYC

100

—

TCK clock pulse width (measured at VDDE ÷ 2)

tJDC

TCK rise and fall times (40% to 70%)

tTCKRISE

—3

TMS, TDI data setup time

tTMSS, tTDIS

5—

TMS, TDI data hold time

tTMSH, tTDIH

—

TCK low to TDO data valid

tTDOV

—20

TCK low to TDO data invalid

tTDOI

0—

TCK low to TDO high impedance

tTDOHZ

—20

JCOMP assertion time

tJCMPPW

100

—

JCOMP setup time to TCK low

tJCMPS

—

TCK falling-edge to output valid

tBSDV

—50

TCK falling-edge to output valid out of high impedance

tBSDVZ

—50

TCK falling-edge to output high impedance (Hi-Z)

tBSDHZ

—50

Boundary scan input valid to TCK rising-edge

tBSDST

—

TCK rising-edge to boundary scan input invalid

tBSDHT

—

RESET

RSTOUT

WKPCFG

PLLCFG

BOOTCFG

RSTCFG

MPC5553 数据表(PDF) 27 Page - Freescale Semiconductor, Inc

MPC5553 数据表(HTML) 27 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载