MPC5553_07 datasheet(64/66 Pages) FREESCALE

64 / 66 page

MPC5553 Microcontroller Data Sheet, Rev. 2.0

MPC5553 Revision History

Freescale Semiconductor

Rev 2.0

02/07/07

Changes per RD sign-off review:

• Changed paragraph preceding Table 7 Power Sequence Pin Status for the Fast

Pad:

From: Although there are no power up/down sequencing requirements to prevent

issues like latch-up, excessive current spikes, etc., the state of the I/O pins during

power up/down varies depending on power. Prior to exiting POR, the pads are in

a high impedance state (Hi-Z).

To: There are no power up/down sequencing requirements to prevent issues such

as latch-up, excessive current spikes, and so on. Therefore, the state of the I/O

pins during power up/down varies depending on which supplies are powered.

• Section 3.7.1, “Input Value of Pins During POR Dependent on VDD33,” changed

From:

To avoid accidentally selecting the bypass clock because PLLCFG[0:1] and

RSTCFG are not treated as ones (1s) when POR negates, VDD33 must not lag

VDDSYN and the RESET pin power (VDDEH6) when powering the device by

more than the VDD33 lag specification in Table 6. VDD33 individually can lag

either VDDSYN or the RESET power pin (VDDEH6) by more than the VDD33 lag

specification. VDD33 can lag one of the VDDSYN or VDDEH6 supplies, but cannot

lag both by more than the VDD33 lag specification. This VDD33 lag specification

only applies during power up. VDD33 has no lead or lag requirements when

powering down.

To:

When powering the device, VDD33 must not lag VDDSYN and the RESET power

pin (VDDEH6) by more than the VDD33 lag specification listed in Table 6. This

avoids accidentally selecting the bypass clock mode because the internal versions

of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the

default state when POR negates. VDD33 can lag VDDSYN or the RESET power

pin (VDDEH6), but cannot lag both by more than the VDD33 lag specification. This

VDD33 lag specification only applies during power up. VDD33 has no lead or lag

requirements when powering down.

• Table 22 Bus Operation Timing:

Added the correct pins to the calibration signals:

CAL_ADDR[10:11, 27:30], CAL_WE/BE[0:1], CAL_CS[0, 2:3], and

CAL_DATA[0:15]. Added calibration signals to Specs 5 and 8.

• Corrected the following EBI signals:

Specs 7 and 8: Added the following signals to Specs 7 and 8 the EBI section: OE,

RD_WR, and BDIP. Broke out Spec 6 CLKOUT Posedge to output signal valid into

Spec 6 for the EBI signals, and Spec 6a for the calibration signals, Broke out Spec 7

Input Signal Valid to CLKOUT Posedge into Spec 7 for the EBI signals, and Spec 7a

for the calibration signals.

• Section 3.7.3, “Power-Down Sequence (VRC33 Grounded)” Deleted the underscore

in ORed_POR to become ORed POR.

Rev 2.0

2/09/07

Table 22 Bus Operation Timing:

Removed references to CAL_OE, CAL_RD_WR, and CAL_TS because they really use

the EBI signals OE, RD_WR, and TS on the MPC5553.

Table 33. MPC5553 Revision History (continued)

Revision

Author

Date

Substantive Change(s)

MPC5553 数据表(PDF) 64 Page - Freescale Semiconductor, Inc

MPC5553 数据表(HTML) 64 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载