数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1100CCPZ-R7 数据表(PDF) 42 Page - Analog Devices

部件名 ADIN1100CCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L PHY
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1100CCPZ-R7 数据表(HTML) 42 Page - Analog Devices

Back Button ADIN1100CCPZ-R7 Datasheet HTML 38Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 39Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 40Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 41Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 42Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 43Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 44Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 45Page - Analog Devices ADIN1100CCPZ-R7 Datasheet HTML 46Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 80 page
background image
Data Sheet
ADIN1100
REGISTER SUMMARY
analog.com
Rev. B | 42 of 80
Table 39. Bit Descriptions for MI_STATUS
Bits
Bit Name
Description
Reset
Access
15
MI_T4_SPRT
100BASE-T4 Ability. The 100BASE-T4 ability bit always reads as 0 to indicate that the PHY does
not support this technology.
0x0
R
14
MI_FD100_SPRT
Full Duplex 100BASE-X Ability. The 100BASE-X full duplex ability bit always reads as 0 to indicate
that the PHY does not support this technology.
0x0
R
13
MI_HD100_SPRT
Half-Duplex 100BASE-X Ability. The 100BASE-X half-duplex ability bit always reads as 0 to indicate
that the PHY does not support this technology.
0x0
R
12
MI_FD10_SPRT
Full Duplex 10 Mbps Ability. The 10 Mbps full duplex ability bit indicates that the PHY supports this
technology.
0x1
R
11
MI_HD10_SPRT
Half-Duplex 10 Mbps Ability. The 10 Mbps half-duplex ability bit always reads as 0 to indicate that
the PHY does not support this technology.
0x0
R
10
MI_FD_T2_SPRT
Full Duplex 100BASE-T2 Ability. The 100BASE-T2 full duplex ability bit always reads as 0 to
indicate that the PHY does not support this technology.
0x0
R
9
MI_HD_T2_SPRT
Half-Duplex 100BASE-T2- Ability. The 100BASE-T2 half-duplex ability bit always reads as 0 to
indicate that the PHY does not support this technology.
0x0
R
8
MI_EXT_STAT_SPRT
Extended Status Support. The extended status support bit always reads as 0 to indicate that the
PHY does not provide extended status information in Register 0xF.
0x0
R
7
MI_UNIDIR_ABLE
Unidirectional Ability. The unidirectional ability bit always reads as 0 to indicate that the PHY can
only transmit data from the MII when it has determined that a valid link has been established.
0x0
R
6
MI_MF_PREAM_SUP_ABLE
Management Preamble Suppression Ability. The management frame preamble suppression ability
bit always reads as 0 to indicate that the PHY is not able to receive management frames that are
not preceded by the preamble pattern.
0x0
R
5
MI_AN_COMPLETE
Autonegotiation Complete. The autonegotiation complete bit indicates that the autonegotiation
process has been completed and the PHY link is up. Mirrors AN_COMPLETE.
0x0
R
4
MI_REM_FLT
Remote Fault. The remote fault bit always reads as 0 because the PHY has no provision for remote
fault detection.
0x0
R LH
3
MI_AN_ABLE
Autonegotiation Ability. The autonegotiation ability bit always reads as 1 indicating that the PHY has
the ability to perform autonegotiation. Mirrors AN_ABLE.
0x1
R
2
MI_LINK_STAT_LAT
Link Status. The link status bit uses a latch low functionality as described in IEEE Standard 802.3
Subclause 45.2.7.20.5. If the link status value is fail, this bit clears and remains cleared until the
latching is cleared when the bit is read. Mirrors 7.513.2 (AN_LINK_STATUS).
0x0
R LL
1
MI_JABBER_DET
MII Jabber Detect. The jabber detect bit always reads as 0 because the 10BASE-T1L PHY does not
incorporate a jabber detect function.
0x0
R LH
0
MI_EXT_CAPABLE
MII Extended Capability. The extended capability bit always reads as 1, indicating that the PHY
provides an extended set of capabilities that can be accessed through the extended register set.
The extended register set consists of all of the management registers except 0x0, 0x1, and 0xF.
0x1
R
PHY Identifier 1 Register
Address: 0x2, Reset: 0x0283, Name: MI_PHY_ID1
The PHY Identifier 1 address allows 16 bits of the OUI to be observed.
Table 40. Bit Descriptions for MI_PHY_ID1
Bits
Bit Name
Description
Reset
Access
[15:0]
MI_PHY_ID1
The PHY Identifier 1 address allows 16 bits of the OUI to be observed.
0x283
R
PHY Identifier 2 Register
Address: 0x3, Reset: 0xBC81, Name: MI_PHY_ID2
The PHY Identifier 2 address allows six bits of the OUI, and the model and revision number to be observed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com