 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADIN1100CCPZ-R7 数据表(PDF) 49 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1100CCPZ-R7 数据表(HTML) 49 Page - Analog Devices |
|
|
49 / 80 page  Data Sheet ADIN1100 REGISTER SUMMARY analog.com Rev. B | 49 of 80 Table 49. Bit Descriptions for PMA_PMD_CNTRL2 (Continued) Bits Bit Name Description Reset Access 1011010: 400GBASE-DR4 PMA/PMD. 1011011: 400GBASE-FR8 PMA/PMD. 1011100: 400GBASE-LR8 PMA/PMD. PMA/PMD Status 2 Register Device Address: 0x01; Register Address: 0x0008, Reset: 0x8301, Name: PMA_PMD_STAT2 Table 50. Bit Descriptions for PMA_PMD_STAT2 Bits Bit Name Description Reset Access [15:14] PMA_PMD_PRESENT PMA/PMD Present. Indicates that the PMA is present and responding. 0x2 R [13:10] RESERVED Reserved. 0x0 R 9 PMA_PMD_EXT_ABLE PHY Extended Abilities Support. Indicates that the PHY supports extended abilities as listed in PMA_PMD_EXT_ABILITY. 0x1 R 8 PMA_PMD_TX_DIS_ABLE PMA/PMD Tx Disable. Indicates that the PMA supports transmit disable. 0x1 R [7:1] RESERVED Reserved. 0x0 R 0 LB_PMA_LOC_ABLE PMA Local Loopback Able. Indicates that the PMA supports local loopback. 0x1 R PMA/PMD Transmit Disable Register Device Address: 0x01; Register Address: 0x0009, Reset: 0x0000, Name: PMA_PMD_TX_DIS This address corresponds to the PMD transmit disable register specified in Clause 45.2.1.8 of Standard 802.3. Table 51. Bit Descriptions for PMA_PMD_TX_DIS Bits Bit Name Description Reset Access [15:1] RESERVED Reserved. 0x0 R 0 PMA_TX_DIS PMD Transmit Disable. When this bit is set to 1, the PMD disables the output on the transmit path. Otherwise, the PMD enables the output on the transmit path. 0x0 R/W PMA/PMD Extended Abilities Register Device Address: 0x01; Register Address: 0x000B, Reset: 0x0800, Name: PMA_PMD_EXT_ABILITY PMA/PMD extended abilities. Table 52. Bit Descriptions for PMA_PMD_EXT_ABILITY Bits Bit Name Description Reset Access [15:12] RESERVED Reserved. 0x0 R 11 PMA_PMD_BT1_ABLE PHY Supports BASE-T1. Indicates that the PHY supports BASE-T1 extended abilities as listed in PMA_PMD_BT1_ABILITY. 0x1 R [10:0] RESERVED Reserved. 0x0 R BASE-T1 PMA/PMD Extended Ability Register Device Address: 0x01; Register Address: 0x0012, Reset: 0x0004, Name: PMA_PMD_BT1_ABILITY This address corresponds to the BASE-T1 PMA/PMD extended ability register specified in Clause 45.2.1.16 of Standard 802.3. This register is read only, and writes have no effect. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
