ADIN1100CCPZ-R7 datasheet(79/80 Pages) AD

79 / 80 page

Data Sheet

ADIN1100

PCB LAYOUT RECOMMENDATIONS

analog.com

Rev. B | 79 of 80

LAND PATTERN

The LFCSP has an exposed pad underneath the package that

must be soldered to the PCB ground for mechanical, electrical, and

thermal reasons.

For thermal impedance performance and to maximize heat transfer

to the PCB, the use of a 4 × 4 array of thermal vias beneath

the exposed ground pad is recommended. Via tenting is also

recommended.

COMPONENT PLACEMENT AND ROUTING

Prioritization of the critical traces and components helps simplify

the routing exercise. Place and orient the critical traces and compo-

nents first to ensure an effective layout. The critical components

are the crystal and load capacitors, the CEXT_2 and CEXT_3

capacitors, and all bypass capacitors local to the ADIN1100 device.

Prioritize these components for placement and routing.

►

Place the decoupling capacitor as close as possible to their input

pins.

►

Minimize traces turns, and use a 45° corner.

►

Avoid traces crossing power planes on adjacent layers.

►

Avoid stubs.

►

Keep the MDI traces (RXP, RXN, TXP, and TXN) as short as

possible.

►

Avoid vias on a high speed signal. Place ground vias next to the

signal vias to improve the return current path.

CRYSTAL PLACEMENT AND ROUTING

Particular attention is required on the crystal placement and routing

to ensure minimum current consumption, reduce stray capacitance,

and improve noise immunity.

►

Place the crystal, capacitors as close as possible to the

ADIN1100 XTAL_I/CLK_IN and XTAL_O pins.

►

Place the load capacitors close to each other.

►

Use a local GND plane (copper island) for the crystal and load

capacitors with a single point connection to the main GND.

►

Reduce parasitic capacitance by keeping the XTAL_I and

XTAL_O traces away from each other.

►

Adding a copper keepout on the layer beneath the crystal can

also reduce the parasitic capacitance.

PCB STACK

Follow these recommendations for the PCB stack:

►

Use a PCB stack with a minimum of four layers. Consider six

layers or more with external layers used as ground planes to

improve EMI issues (optional).

►

Define copper layer thickness based on the application and

power requirements.

►

Use internal layers for the power and ground planes.

►

Use external layers for the signal traces.

►

Use via stitching to improve ground and reduce EMI. The

stitching pattern and via to via gaps are defined based on the

application.

ADIN1100CCPZ-R7 数据表(PDF) 79 Page - Analog Devices

ADIN1100CCPZ-R7 数据表(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载