| 数据搜索系统,热门电子元器件搜索 |
|
M68HC08 数据表(PDF) 64 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
M68HC08 数据表(HTML) 64 Page - Freescale Semiconductor, Inc |
|
64 / 288 page ![]() Configuration Register (CONFIG) Data Sheet MC68HC908BD48 — Rev. 2.1 64 Configuration Register (CONFIG) Freescale Semiconductor registers are located at $001D and $001F. The configuration register may be read at anytime. 5.3.1 Configuration Register 0 HSYNCOE — VSYNCO Enable This bit is set to configure the PTE1/HSYNCO pin for HSYNCO output function. Reset clears this bit. 1 = PTE1/HSYNCO pin configured as HSYNCO pin 0 = PTE1/HSYNCO pin configured as standard I/O pin VSYNCOE — VSYNCO Enable This bit is set to configure the PTE2/VSYNCO pin for VSYNCO output function. Reset clears this bit. 1 = PTE2/VSYNCO pin configured as VSYNCO pin 0 = PTE2/VSYNCO pin configured as standard I/O pin SOGE — SOG Enable This bit is set to configure the PTE0/SOG/TCH0 pin for SOG output function. Reset clears this bit. 1 = PTE0/SOG/TCH0 pin configured as SOG pin 0 = PTE0/SOG/TCH0 pin configured as standard I/O or TCH0 pin. TCH0 function is configured by ELS0B and ELS0A bits in TSC0 (bits 3 and 2 in $0010). (See 10.10.4 TIM Channel Status and Control Registers (TSC0:TSC1).) Address: $001D Bit 7 6 543 21 Bit 0 Read: HSYNCOE VSYNCOE SOGE 00 00 0 Write: Reset: 00 000 00 0 = Unimplemented Figure 5-1. Configuration Register 0 (CONFIG0) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |