数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCA9641PW 数据表(PDF) 2 Page - NXP Semiconductors

部件名 PCA9641PW
功能描述  2-channel I2C-bus master arbiter
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCA9641PW 数据表(HTML) 2 Page - NXP Semiconductors

  PCA9641PW Datasheet HTML 1Page - NXP Semiconductors PCA9641PW Datasheet HTML 2Page - NXP Semiconductors PCA9641PW Datasheet HTML 3Page - NXP Semiconductors PCA9641PW Datasheet HTML 4Page - NXP Semiconductors PCA9641PW Datasheet HTML 5Page - NXP Semiconductors PCA9641PW Datasheet HTML 6Page - NXP Semiconductors PCA9641PW Datasheet HTML 7Page - NXP Semiconductors PCA9641PW Datasheet HTML 8Page - NXP Semiconductors PCA9641PW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 55 page
background image
PCA9641
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 2.1 — 27 October 2015
2 of 55
NXP Semiconductors
PCA9641
2-channel I2C-bus master arbiter
External pull-up resistors pull the bus to the desired voltage level for each channel. All I/O
pins are 3.6 V tolerant.
An active LOW reset input allows the PCA9641A to be initialized. Pulling the RESET pin
LOW resets the I2C-bus state machine and configures the device to its default state as
does the internal Power-On Reset (POR) function.
2.
Features and benefits
 2-to-1 bidirectional master selector
 Channel selection via I2C-bus
 I2C-bus interface logic; compatible with SMBus standards
 2 active LOW interrupt outputs to master controllers
 Active LOW reset input
 Software reset
 Four address pins allowing up to 112 different addresses
 Arbitration active when two masters try to take the downstream I2C-bus at the same
time
 The winning master controls the downstream bus until it is done, as long as it is within
the reserve time
 Bus time-out after 100 ms on an inactive downstream I2C-bus (optional)
 Readable device ID (manufacturer, device type, and revision)
 Bus initialization/recovery function
 Low Ron switches
 Allows voltage level translation between 1.8 V, 2.3 V, 2.5 V, 3.3 V and 3.6 V buses
 No glitch on power-up
 Supports hot insertion
 Software identical for both masters
 Operating power supply voltage range of 2.3 V to 3.6 V
 All I/O pins are 3.6 V tolerant
 Up to 1 MHz clock frequency
 ESD protection exceeds 6000 V HBM per JESD22-A114 and 1000 V CDM per
JESD22-C101
 Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
 Packages offered: TSSOP16, HVQFN16
3.
Applications
 High reliability systems with dual masters
 Gatekeeper multiplexer on long single bus
 Bus initialization/recovery for slave devices without hardware reset
 Allows masters without arbitration logic to share resources



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com