| 数据搜索系统,热门电子元器件搜索 |
|
PCA9641PW 数据表(PDF) 13 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9641PW 数据表(HTML) 13 Page - NXP Semiconductors |
|
13 / 55 page ![]() PCA9641 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved. Product data sheet Rev. 2.1 — 27 October 2015 13 of 55 NXP Semiconductors PCA9641 2-channel I2C-bus master arbiter 8. Register descriptions 8.1 Register 0: ID register ([B2:B0] = 000b) This register is holding the last 8 bits of the Device ID. It is used to distinguish between PCA9541 and PCA9641. When a master reads this register, if the value returned from this register is 38h, it is PCA9641, other than this value it is PCA9541. 8.2 Register 1: Control register ([B2:B0] = 001b) The Control register described below is identical for both the masters. Nevertheless, there are physically two internal Control registers, one for each upstream channel. When master 0 reads/writes in this register, the internal CONTR Register 0 will be accessed. When master 1 reads/writes in this register, the internal CONTR Register 1 will be accessed. Table 7. ID - Device ID register (pointer address 00h) bit description POR = 38h. Address Register Bit Access Description 00h ID 7:0 R only Hard-coded 38h for PCA9641. Table 8. CONTR - Control register (pointer address 01h) bit description POR = 00h. Legend: * default value Bit Symbol Access Value Description 7 PRIORITY R/W Master can set this register bit for setting priority of the winner when two masters request the downstream bus at the same time. Table 9 shows how PCA9641 selects the winner when 2 masters set their own PRIORITY bit. 0* Master can configure the priority bit for the case where two masters request the downstream bus at the same time. See Table 9 for information on how PCA9641 selects the winner. 6 SMBUS_DIS R/W When PCA9641 detects an SMBus time-out, if this bit is set, PCA9641 will disconnect I2C-bus from master to downstream bus. 0* Normal operation 1 Connectivity between master and downstream bus will be disconnected upon detecting an SMBus time-out condition. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |