| 数据搜索系统,热门电子元器件搜索 |
|
PCA9641PW 数据表(PDF) 20 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9641PW 数据表(HTML) 20 Page - NXP Semiconductors |
|
20 / 55 page ![]() PCA9641 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved. Product data sheet Rev. 2.1 — 27 October 2015 20 of 55 NXP Semiconductors PCA9641 2-channel I2C-bus master arbiter 8.5 Register 4: Interrupt Status register ([B2:B0] = 100b) These interrupt status bits are sticky and will remain set until cleared by writing ‘1’. The PCA9641 provides seven different types of interrupt. Table 12. INT_STATUS - Interrupt status register (pointer address 04h) bit description POR = 00h. Bit Symbol Access Value Description 7 - Reserved. 6 BUS_HUNG_INT R only Indicates to both masters that SDA signal is LOW and SCL signal does not toggle for more than 500 ms or SCL is LOW for 500 ms. 0 No interrupt generated; normal operation. 1 Interrupt generated; downstream bus cannot recover; when SDA signal is LOW and SCL signal does not toggle for more than 500 ms or SCL is LOW for 500 ms, 5 MBOX_FULL_INT R/W Indicates the mailbox has new mail. 0 No interrupt generated; mailbox is not full. 1 Interrupt generated; mailbox full. 4 MBOX_EMPTY_INT R/W Indicates the sent mail is empty, other master has read the mail. 0 No interrupt generated; sent mail is not empty. 1 Interrupt generated; mailbox is empty. 3 TEST_INT_INT R/W Indicates this master has sent an interrupt to itself. 0 No interrupt generated; master has not set the TEST_INT bit in STATUS register. 1 Interrupt generated; master activates its interrupt pin via the TEST_INT bit in STATUS register. 2 LOCK_GRANT_INT R/W Indicates the master has a lock (ownership) on the downstream bus. 0 No interrupt generated; this master does not have a lock on the downstream bus. 1 Interrupt generated; this master has a lock on the downstream bus. 1 BUS_LOST_INT R/W Indicates the master has involuntarily lost the ownership of the downstream bus. 0 No interrupt generated; this master is controlling the downstream bus. 1 Interrupt generated; this master has involuntarily lost the control of the downstream bus. 0 INT_IN_INT R/W Indicates that there is an interrupt from the downstream bus to both the granted and non-granted masters. 0 No interrupt on interrupt input pin INT_IN. 1 Interrupt on interrupt input pin INT_IN. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |