数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM7367 数据表(PDF) 38 Page - PMC-Sierra, Inc

部件名 PM7367
功能描述  FRAME ENGINE AND DATA LINK MANAGER
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PMC [PMC-Sierra, Inc]
网页  http://www.pmc-sierra.com
标志 PMC - PMC-Sierra, Inc

PM7367 数据表(HTML) 38 Page - PMC-Sierra, Inc

Back Button PM7367 Datasheet HTML 34Page - PMC-Sierra, Inc PM7367 Datasheet HTML 35Page - PMC-Sierra, Inc PM7367 Datasheet HTML 36Page - PMC-Sierra, Inc PM7367 Datasheet HTML 37Page - PMC-Sierra, Inc PM7367 Datasheet HTML 38Page - PMC-Sierra, Inc PM7367 Datasheet HTML 39Page - PMC-Sierra, Inc PM7367 Datasheet HTML 40Page - PMC-Sierra, Inc PM7367 Datasheet HTML 41Page - PMC-Sierra, Inc PM7367 Datasheet HTML 42Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 323 page
background image
PM7367 FREEDM-32P32
DATA SHEET
PMC-1991499
ISSUE 2
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
24
Pin Name
Type
Pin
No.
Function
TDO
Tristate
Output
K1
The test data output signal (TDO) carries test
data out of the FREEDM-32P32 via the IEEE
P1149.1 test access port. TDO is updated on the
falling edge of TCK. TDO is a tri-state output
which is inactive except when scanning of data is
in progress.
TRSTB
Input
J3
The active low test reset signal (TRSTB) provides
an asynchronous FREEDM-32P32 test access
port reset via the IEEE P1149.1 test access port.
TRSTB is an asynchronous input with an integral
pull up resistor.
Note that when TRSTB is not being used, it must
be connected to the RSTB input.
VBIAS[3:1] Input
J2
B19
W19
The bias signals (VBIAS[3:1]) provide 5 Volt bias
to input and I/O pads to allow the FREEDM-
32P32 to tolerate connections to 5 Volt devices.
To avoid damage to the device, the VBIAS[3:1]
signals must be connected together externally
and must at all times be kept at a voltage that is
equal to or higher than the VDD[28:1] power
supplies. In a 3.3V operating environment,
VBIAS[3:1] and VDD[28:1] may be connected
together. In a 5V operating environment,
VBIAS[3:1] should be powered up to 5V before
VDD[28:1] are powered up to 3.3V.
EN5V
Input
C4
The 5 Volt PCI signalling enable signal (EN5V)
causes the PCI Host Interface Signals to operate
in the 5V PCI signalling environment when set
high and the 3.3V PCI signalling environment
when set low. EN5V is an asynchronous input
with an integral pull up resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com