| 数据搜索系统,热门电子元器件搜索 |
|
PM7367 数据表(PDF) 11 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM7367 数据表(HTML) 11 Page - PMC-Sierra, Inc |
|
11 / 323 page ![]() PM7367 FREEDM-32P32 DATA SHEET PMC-1991499 ISSUE 2 FRAME ENGINE AND DATA LINK MANAGER PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE x LIST OF FIGURES FIGURE 1 – HDLC FRAME...............................................................................30 FIGURE 2 – CRC GENERATOR.......................................................................31 FIGURE 3 – PARTIAL PACKET BUFFER STRUCTURE ..................................35 FIGURE 4 – RECEIVE PACKET DESCRIPTOR...............................................37 FIGURE 5 – RECEIVE PACKET DESCRIPTOR TABLE...................................40 FIGURE 6 – RPDRF AND RPDRR QUEUES ...................................................42 FIGURE 7 – RPDRR QUEUE OPERATION......................................................44 FIGURE 8 – RECEIVE CHANNEL DESCRIPTOR REFERENCE TABLE.........45 FIGURE 9 – GPIC ADDRESS MAP ..................................................................52 FIGURE 10 – TRANSMIT DESCRIPTOR .........................................................54 FIGURE 11 – TRANSMIT DESCRIPTOR TABLE .............................................58 FIGURE 12 – TDRR AND TDRF QUEUES .......................................................60 FIGURE 13 – TRANSMIT CHANNEL DESCRIPTOR REFERENCE TABLE ....62 FIGURE 14 – TD LINKING................................................................................65 FIGURE 15 – PARTIAL PACKET BUFFER STRUCTURE ................................69 FIGURE 16 – INPUT OBSERVATION CELL (IN_CELL) .................................274 FIGURE 17 – OUTPUT CELL (OUT_CELL) ...................................................275 FIGURE 18 – BI-DIRECTIONAL CELL (IO_CELL) .........................................275 FIGURE 19 – LAYOUT OF OUTPUT ENABLE AND BI-DIRECTIONAL CELLS ..............................................................................................................276 FIGURE 20 – BOUNDARY SCAN ARCHITECTURE ......................................278 FIGURE 21 – TAP CONTROLLER FINITE STATE MACHINE........................280 FIGURE 22 – UNCHANNELISED RECEIVE LINK TIMING ............................284 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |