| 数据搜索系统,热门电子元器件搜索 |
|
MCP8021 数据表(PDF) 8 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP8021 数据表(HTML) 8 Page - Microchip Technology |
|
8 / 66 page ![]() MCP8021/2 DS20006265D-page 8 2020-2024 Microchip Technology Inc. and its subsidiaries +3.3V/+5V Linear Regulator (VREG) Output Voltage VREG —— —V VDD =6V, IOUT =70 mA 4.8 5 5.2 VREG =5V 3.168 3.3 3.432 VREG =3.3V Output Voltage Tolerance |TOLVREG|— — 4.0 % Output Current IOUT 70 — — mA Average current Output Foldback Current Corner IFOLD 80 95 120 mA Average current Output Foldback Current Limit IFOLD_LIM —10 — mA RLOAD =10 m Line Regulation | VOUT/ (VOUT x VDD)| —0.1 0.5 %/V VREG = 3.3V: 6V < VDD < 19V, IOUT = 70 mA; VREG =5V: 7.5V < VDD < 19V, IOUT = 70 mA Load Regulation | VOUT/VOUT|— 0.2 1.0 % IOUT = 0.1 mA to 70 mA Power Supply Rejection Ratio PSRR — 60 — dB f = 1 kHz, IOUT =10mA (Note 1) Output Capacitor Capacitance Range CVREG 4.7 — 30 µF Ceramic, Tantalum, Electrolytic (Note 1) Output Capacitor ESR Range CESRVREG 0.010 — 1.0 Note 1 Voltage Supervisor VREG Undervoltage Fault Inactive VREGUVFINACT —92 — %VREG VREG rising VREG Undervoltage Fault Active VREGUVFACT —88 — %VREG VREG falling VREG Undervoltage Fault Hysteresis VREGUVFHYS —4 — %VREG VDD Undervoltage Lockout Inactive UVLOINACT — 6.0 6.25 V Rising VDD Undervoltage Lockout Active UVLOACT 5.1 5.5 — V Falling VDD Undervoltage Lockout Hysteresis UVLOHYS —0.5 — V VDD Undervoltage Shutdown Active UVSHDNACT 4.0 4.25 4.5 V VDD < UVSHDNACT VDD Undervoltage Shutdown Inactive UVSHDNINACT UVLOINACT VVDD >UVLOINACT VDD Overvoltage Lockout Active OVLOACT — 32.0 33.0 V VDD rising VDD Overvoltage Lockout Inactive OVLOINACT 29.0 30.0 — V VDD falling VDD Overvoltage Lockout Hysteresis OVLOHYS —2.0 — V Temperature Supervisor Thermal Warning Temperature TWARN — 140 — °C Rising temperature Thermal Warning Hysteresis TWARN — 15 — °C Falling temperature Thermal Shutdown Temperature TSD 170 210 — °C Rising temperature (Note 1) Thermal Shutdown Hysteresis TSD — 25 — °C Falling temperature AC/DC CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise noted: TJ = -40°C to +150°C; typical values are for +25°C, VDD = 13.5V, CVBOOT = 4.7 µF, CVREG =4.7 µF, CCP = 220 nF. Parameter Sym. Min. Typ. Max. Units Conditions Note 1: Limits based on design, simulation or characterization. Not production tested. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |