| 数据搜索系统,热门电子元器件搜索 |
|
MCP8021 数据表(PDF) 11 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP8021 数据表(HTML) 11 Page - Microchip Technology |
|
11 / 66 page ![]() 2020-2024 Microchip Technology Inc. and its subsidiaries DS20006265D-page 11 MCP8021/2 Analog Interface Analog Low-Voltage Input ANALOGVIN 0 — 5.5 V Excludes high-voltage pins (Note 1) Analog Low-Voltage Output ANALOGVOUT 0— VREG V Excludes high-voltage pins (Note 1) WAKE Input Input Voltage WAKEI/O 0— VDD V Input Rising Threshold VWAKE_HI_TH — — 1.26 V (Note 1) Input Falling Threshold VWAKE_LO_TH 0.54 — — V Input Current IWAKE —0.2 — µA VWAKE =0.0V (Note 1) —70 — VWAKE =3.3V (Note 1) —106 — VWAKE =5.0V (Note 1) —596 — VWAKE =28V (Note 1) Input Pull-Down Resistance RWAKE_PULLDN —51 — k Wake-Up Signal Setup Time tWAIT_SETUP 150 — — µs Minimum time WAKE pin must be logic low before rising edge of wake-up pulse DE2 Communications Baud Rate BAUD 9030 9600 10170 bps Half-duplex Power-Up Delay PU_DELAY — 6 10 ms Time from rising VDD 6V to DE2 starts sending POR message, CVREG = 1 µF (Note 1) DE2 Sink Current IDE2_SINK 1— — mA VDE2 50 mV (Note 1) DE2 Message Response Time tDE2_RSP 0 — 1 ms Time from last received Stop bit to response Start bit DE2 Host Wait Time tDE2_WAIT 2.8 — — ms Minimum time for host to wait for response; three packets based on 9600 Baud DE2 Message Receive Time-out DE2RCVTOUT — — 1.45 ms Time after Start bit received to NACK for no Stop bit Auto-Baud Detection Window (Break) ABAUDDET 1.29 — 2.00 ms Window for valid detection of continuous logic low on DE2 link Auto-Baud Response Delay ABAUDDLY —1.00 — ms Delay from ABUADDET to start of sending 0x55 byte Auto-Baud Complete Delay ABAUDCOMP — 2.00 — ms Delay after sending 0x55 byte before exiting auto-baud function Delay Between Bytes of Multibyte Message from Host tDE2_HOST_ MULTI_DLY — — 1.3 ms Delay between message bytes arriving from host AC/DC CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise noted: TJ = -40°C to +150°C; typical values are for +25°C, VDD = 13.5V, CVBOOT = 4.7 µF, CVREG =4.7 µF, CCP = 220 nF. Parameter Sym. Min. Typ. Max. Units Conditions Note 1: Limits based on design, simulation or characterization. Not production tested. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |