数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP8021 数据表(PDF) 11 Page - Microchip Technology

部件名 MCP8021
功能描述  3-Phase Brushless DC (BLDC) Motor Gate Driver with Power Module, Sleep Mode, Op Amps
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP8021 数据表(HTML) 11 Page - Microchip Technology

Back Button MCP8021 Datasheet HTML 7Page - Microchip Technology MCP8021 Datasheet HTML 8Page - Microchip Technology MCP8021 Datasheet HTML 9Page - Microchip Technology MCP8021 Datasheet HTML 10Page - Microchip Technology MCP8021 Datasheet HTML 11Page - Microchip Technology MCP8021 Datasheet HTML 12Page - Microchip Technology MCP8021 Datasheet HTML 13Page - Microchip Technology MCP8021 Datasheet HTML 14Page - Microchip Technology MCP8021 Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 66 page
background image
 2020-2024 Microchip Technology Inc. and its subsidiaries
DS20006265D-page 11
MCP8021/2
Analog Interface
Analog Low-Voltage Input
ANALOGVIN
0
5.5
V
Excludes high-voltage pins
(Note 1)
Analog Low-Voltage Output
ANALOGVOUT
0—
VREG
V
Excludes high-voltage pins
(Note 1)
WAKE Input
Input Voltage
WAKEI/O
0—
VDD
V
Input Rising Threshold
VWAKE_HI_TH
1.26
V
(Note 1)
Input Falling Threshold
VWAKE_LO_TH
0.54
V
Input Current
IWAKE
—0.2
µA
VWAKE =0.0V (Note 1)
—70
VWAKE =3.3V (Note 1)
—106
VWAKE =5.0V (Note 1)
—596
VWAKE =28V (Note 1)
Input Pull-Down Resistance
RWAKE_PULLDN
—51
k
Wake-Up Signal Setup Time
tWAIT_SETUP
150
µs
Minimum time WAKE pin must
be logic low before rising edge
of wake-up pulse
DE2 Communications
Baud Rate
BAUD
9030
9600
10170
bps
Half-duplex
Power-Up Delay
PU_DELAY
6
10
ms
Time from rising VDD  6V to
DE2 starts sending POR
message, CVREG = 1 µF
(Note 1)
DE2 Sink Current
IDE2_SINK
1—
mA
VDE2  50 mV (Note 1)
DE2 Message Response Time
tDE2_RSP
0
1
ms
Time from last received Stop
bit to response Start bit
DE2 Host Wait Time
tDE2_WAIT
2.8
ms
Minimum time for host to wait
for response; three packets
based on 9600 Baud
DE2 Message Receive
Time-out
DE2RCVTOUT
1.45
ms
Time after Start bit received to
NACK for no Stop bit
Auto-Baud Detection Window
(Break)
ABAUDDET
1.29
2.00
ms
Window for valid detection of
continuous logic low on DE2
link
Auto-Baud Response Delay
ABAUDDLY
—1.00
ms
Delay from ABUADDET to start
of sending 0x55 byte
Auto-Baud Complete Delay
ABAUDCOMP
2.00
ms
Delay after sending 0x55 byte
before exiting auto-baud
function
Delay Between Bytes of
Multibyte Message from Host
tDE2_HOST_
MULTI_DLY
1.3
ms
Delay between message bytes
arriving from host
AC/DC CHARACTERISTICS (CONTINUED)
Electrical Specifications: Unless otherwise noted: TJ = -40°C to +150°C; typical values are for +25°C, VDD = 13.5V,
CVBOOT = 4.7 µF, CVREG =4.7 µF, CCP = 220 nF.
Parameter
Sym.
Min.
Typ.
Max.
Units
Conditions
Note 1: Limits based on design, simulation or characterization. Not production tested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com