VL6624 datasheet(90/106 Pages) STMICROELECTRONICS

90 / 106 page

Electrical characteristics

VL6624/VS6624

90/106

13.4

External clock

The VL6624/VS6624 requires an external clock. This clock is a CMOS digital input. The

clock input is fail-safe in power down mode.

13.5

Chip enable

CE is a CMOS digital input. The module is powered down when a logic 0 is applied to CE.

See

Power up sequence for further information.

Table 47.

Typical current consumption - Sensor mode SXGA 15 fps

Symbol

Description

Test conditions

IAVDD

IVDD

Units

VDD = 2.8V VDD = 1.8V VDD = 2.8V

IPD

supply current in power

down mode

CE=0, CLK = 12 MHz

1.4

0.05

0.07

μA

Istanby

supply current in Standby

mode

CE=1, CLK = 12 MHz

0.0014

1.3

IStop

supply current in Stop

mode

CE=1, CLK = 12 MHz

0.0014

4.1

IPause

supply current in Pause

mode

CE=1, CLK = 12 MHz

0.0195

63.4

64.7

Irun

supply current in active

streaming run mode

CE=1, CLK = 12 MHz

streaming VGA @30 fps

11.5

84.5

Table 48.

External clock

CLK

Range

Unit

Min.

Typ.

Max.

DC coupled square wave

VDD

Clock frequency (normal operation)

6.50

6.50, 8.40, 9.60, 9.72, 12.00, 13.00,

16.80, 19.20, 19.44

MHz

VL6624 数据表(PDF) 90 Page - STMicroelectronics

VL6624 数据表(HTML) 90 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

VL6624 数据表(PDF) 90 Page - STMicroelectronics

VL6624 数据表(HTML) 90 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载