数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VL6624 数据表(PDF) 34 Page - STMicroelectronics

部件名 VL6624
功能描述  1.3 Megapixel single-chip camera module
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

VL6624 数据表(HTML) 34 Page - STMicroelectronics

Back Button VL6624 Datasheet HTML 30Page - STMicroelectronics VL6624 Datasheet HTML 31Page - STMicroelectronics VL6624 Datasheet HTML 32Page - STMicroelectronics VL6624 Datasheet HTML 33Page - STMicroelectronics VL6624 Datasheet HTML 34Page - STMicroelectronics VL6624 Datasheet HTML 35Page - STMicroelectronics VL6624 Datasheet HTML 36Page - STMicroelectronics VL6624 Datasheet HTML 37Page - STMicroelectronics VL6624 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 106 page
background image
Getting started
VL6624/VS6624
34/106
9
Getting started
Initial power up
Before any communication is possible with the VL6624/VS6624 the following steps must
take place:
1.
Apply VDD (1.8V or 2.8V)
2.
Apply AVDD (2.8V)
3.
Apply an external CLOCK (6.5MHz to 54MHz)
4.
Assert CE line HIGH
These steps can all take place simultaneously. After these steps are complete a delay of
200 µs is required before any I²C communication can take place, see
Figure 3: Power up
sequence.
Minimum startup command sequence
1.
Enable the microprocessor - before any commands can be sent to the
VL6624/VS6624, the internal microprocessor must be enabled by writing the value
0x02 to the MicroEnable register 0xC003 found in the
Low level control registers
Section.
2.
Enable the digital I/O - after power up the digital I/O of the VL6624/VS6624 is in a high-
impedance state (‘tri-state’). The I/O are enabled by writing the value 0x01 to the
DIO_Enable register 0xC044 found in the
Low level control registers Section.
3.
The user can then program the system clock frequency and setup the required output
format before placing the VL6624/VS6624 in RUN mode by writing 0x02 to the
Host
interface manager control register 0x0180.
The above three commands represent the absolute minimum required to get video data
output.
The default configuration results in an output of SXGA, 15 fps, YUV data format with ITU
embedded codes requiring a external clock frequency of 12MHz.
In practice the user is likely to require to write some additional setup information prior to
receive the required data output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com