VL6624 datasheet(35/106 Pages) STMICROELECTRONICS

35 / 106 page

VL6624/VS6624

Host communication - I²C control interface

35/106

Host communication - I²C control interface

The interface used on the VL6624/VS6624 is a subset of the I²C standard. Higher level

protocol adaptations have been made to allow for greater addressing flexibility. This

extended interface is known as the V2W interface.

10.1

Protocol

A message contains two or more bytes of data preceded by a START (S) condition and

followed by either a STOP (P) or a repeated START (Sr) condition followed by another

message.

STOP and START conditions can only be generated by a V2W master.

After every byte transferred the receiving device must output an acknowledge bit which tells

the transmitter if the data byte has been successfully received or not.

The first byte of the message is called the device address byte and contains the 7-bit

address of the V2W slave to be addressed plus a read/write bit which defines the direction

of the data flow between the master and the slave.

The meaning of the data bytes that follow device address changes depending whether the

master is writing to or reading from the slave.

Figure 18. Write message

For the master writing to the slave the device address byte is followed by 2 bytes which

specify the 16-bit internal location (index) for the data write. The next byte of data contains

the value to be written to that register index. If multiple data bytes are written then the

internal register index is automatically incremented after each byte of data transferred. The

master can send data bytes continuously to the slave until the slave fails to provide an

acknowledge or the master terminates the write communication with a STOP condition or

sends a repeated START (Sr).

Figure 19. Read message

For the master reading from the slave the device address is followed by the contents of last

read then the internal register index is automatically incremented after each byte of data

‘0’ (Write)

DEV ADDR R/W A

2 Index Bytes

DATA

A/A

DATA

N Data Byte

DATA

From Master to Slave

From Slave to Master

‘1’ (Read)

DEV ADDR R/W A

DATA

1 or more Data Byte

From Master to Slave

From Slave to Master

VL6624 数据表(PDF) 35 Page - STMicroelectronics

VL6624 数据表(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

VL6624 数据表(PDF) 35 Page - STMicroelectronics

VL6624 数据表(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载