数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SAP5SD-B-G1-R 数据表(PDF) 29 Page - Renesas Technology Corp

部件名 SAP5SD-B-G1-R
功能描述  AS-Interface Spec. V3.0 Compliant Universal AS-i IC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SAP5SD-B-G1-R 数据表(HTML) 29 Page - Renesas Technology Corp

Back Button SAP5SD-B-G1-R Datasheet HTML 25Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 26Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 27Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 28Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 29Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 30Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 31Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 32Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 33Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 67 page
background image
SAP51 / SAP5S Datasheet
© 2016 Integrated Device Technology, Inc.
29
January 28, 2016
5.4.
DC Characteristics – Digital Outputs
The following pins contain digital high-voltage, open-drain output stages:
Output-only pin:
LED2
I/O pins:
D[3:0], P[3:0], DSTBn, PSTBn, LED1 (PSTBn and LED1 are inputs for test purposes only)
Table 5.6
DC Characteristics of Digital High Voltage Output Pins
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX.
UNIT
Voltage range for output “low” level
VOL1
IOL1 = 10mA
0
1
V
Voltage range for output “low” level
VOL2
IOL2 = 2mA
0
0.4
V
Output leakage current
IOH
V0H ≥ VU5R
-10
10
µA
A slew rate limitation is applied to each digital high voltage output driver that limits the rise and fall times for both
high/low and low/high transitions to 40 to 50 ns.
NOTE: The rise time for a low/high transition is primarily influenced by the external pull-up resistor.
5.5.
AS-i Receiver
The receiver detects (telegram) signals at the AS-i line, converts them to digital pulses, and forwards them to the
UART for further processing. The receiver is internally connected between the LTGP and LTGN pins.
Functional, the receiver removes the DC value of the input signal, band-pass filters the AC signal, and extracts
the digital output signals from the sin
2-shaped input pulses via a set of comparators. The amplitude of the first
pulse determines the threshold level for all following pulses. This amplitude is digitally filtered to guarantee stable
conditions and to suppress burst spikes. This approach combines a fast adaptation to changing signal amplitudes
with a high detection safety. The comparators are reset after every detection of a telegram pause at the AS-i line.
When the receiver is turned on, the transmitter is turned off to reduce the power consumption.
Table 5.7
Receiver Parameters
PARAMETER
SYMBOL
CONDITIONS
MIN MAX UNIT
AC signal peak-peak amplitude (between LTGP and
LTGN)
VSIG
3
8
VPP
Receiver comparator threshold level (refer to Figure 5.1)
VLSIGon
Relative to first pulse
amplitude
45
55
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com