| 数据搜索系统,热门电子元器件搜索 |
|
SAP5SD-B-G1-R 数据表(PDF) 52 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SAP5SD-B-G1-R 数据表(HTML) 52 Page - Renesas Technology Corp |
|
52 / 67 page ![]() SAP51 / SAP5S Datasheet © 2016 Integrated Device Technology, Inc. 52 January 28, 2016 SOP 20 Pin # SOP 16 Pin # Name Signal Name Pin Configuration Description in Master/Repeater Mode 8 6 OSC1 OSC1 IN Crystal oscillator / external clock input 9 7 U5R U5R OUT Regulated 5V power supply 10 8 LTGN LTGN IN AS-i Transmitter/Receiver output; to be connected to ASi- 11 9 LTGP LTGP IN AS-i Transmitter/Receiver input, to be connected to ASi+ via reverse polarity protection diode; input for the power fail comparator 12 10 CDC CDC OUT External buffer capacitor 13 11 UOUT UOUT OUT Decoupled actuator/sensor power supply 14 12 PFAULT None IN Not used 15 13 LED2 None OUT Not used 16 14 PSTBn APF OUT AS-i power fail signal 17 15 D3 None I/O Not used 18 16 D2 None I/O Not used 19 - P3 None I/O Not used 20 - P2 None I/O Not used 5.19.3. Functional Description In Master/Repeater Mode, the SAP5 provides a simple physical-layer interface function between the AS-i line and an external binary channel. The signal RX_DAT represents the Manchester-II-coded, re-synchronized equivalent of the telegram signal received at the AS-i input channel. Polarity of that bit stream depends on the programmed operation mode according to Table 5.26. Table 5.26 Functional Differences between SAP5 Master and Repeater Modes Modulation of Signal RX_DAT if AS-i Power Fails Loopback Mode Polarity of signal RX_DAT Master Mode 1 ON ON Active HIGH Master Mode 2 OFF ON Active HIGH Repeater Mode OFF OFF Active LOW Every AS-i telegram received is checked for consistency with the protocol specifications and timing jitters are removed if they are within the specified limits. If a telegram error is detected, the output signal becomes inactive for a time period defined by tBREAK (refer to Table 5.28). The signal TX_DAT is directly forwarded to the AS-i line transmitter avoiding any additional logic delays. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |