SAP5SD-B-G1-R datasheet(44/67 Pages) RENESAS

44 / 67 page

SAP51 / SAP5S Datasheet

January 28, 2016

In Master/Repeater Mode, the output signal of the Manchester coder (AS-i pulse to MAN signal conversion) is

resynchronized and forwarded to the LED1 pin. Any pulse timing jitters of the received AS-i signal are removed if

they are within the specified maximum limits. If the received AS-i telegram does not pass one of the error checks

(see detailed description below), the LED1 output becomes inactive for a certain time period; see section 5.19.3.

The comparator stages at the AS-i line receiver generate two pulse-coded output signals (p_pulse, n_pulse)

disjoining the positive and negative telegram pulses for further processing. To reduce UART sensitivity to

erroneous spike pulses, pulse filters suppress any p_pulse, n_pulse activity of less than 750ns width. After

filtering, the p_pulse and n_pulse signals are checked in accordance with the AS-Interface Complete Specification

for the following telegram transmission errors:

Start_bit_error

The initial pulse following a pause must have negative polarity. Violation of this rule is

detected as a Start_bit_error. The first pulse is the reference for bit decoding. The first bit

detected must be the value 0.

Alternating_error

Two consecutive pulses must have different polarity. Violation of this rule is detected as

an Alternating_error.

Note: A negative pulse must be followed by a positive pulse and vice versa.

Timing_error

Within any master request or slave response, the digital pulses that are generated by the

receiver are checked to start in periods of

−

∗

500

875

)

(

after the start of the initial

negative pulse, where n = 1 to 26 for a master request and n = 1 to 12 for a slave

response. Violation of this rule is detected as a Timing_error.

Note: There is a certain pulse timing jitter associated with the receiver output signals

(compared to the analog signal waveform) due to sampling and offset effects at the

comparator stages. In order to take the jitter effects into account, the timing tolerance

specifications

differ

slightly

from

the

definitions

the

AS-Interface

Complete

Specification.

No_information_error Derived from the Manchester-II-Coding rule, either a positive or negative pulse must be

detected in periods of

−

∗

500

875

)

(

after the start of the initial negative pulse, where

n = 1 to 13 for a master request and n = 1 to 6 for a slave response. Violation of this rule

is detected as a No_information_error.

Note: The timing specification relates to the receiver comparator output signals. There is

a certain pulse timing jitter in the digital output signals (compared to the analog signal

waveform) due to sampling and offset effects at the comparator stages. In order to take

the jitter effects into account, the timing tolerance specifications differ slightly from the

definitions of the AS-Interface Complete Specification.

Parity_error

The sum of all information bits in master requests or slave responses (excluding the start

and end bits, including the parity bit) must be even. Violation of this rule is detected as a

Parity_error.

End_bit_error

The pulse to be detected

−

∗

500

875

)

(

after the start pulse must be of positive polarity,

where n = 13 (78

µs) for a master request and n = 6 (36µs) for a slave response. Violation

of this rule is detected as an End_bit_error.

Note: This stop pulse must finish a master request or slave response.

Length_error

Telegram length supervision is processed as follows. If during the first bit time after the

end pulse of a master request (equivalent to the 15

th bit time) for synchronized slaves, or

during the first three bit times for non-synchronized slaves (equivalent to the bit times 15

to 17), or during the first bit time after the end pulse of a slave response (equivalent to the

th bit time), a signal other than a pause is detected, a Length_error is detected.

SAP5SD-B-G1-R 数据表(PDF) 44 Page - Renesas Technology Corp

SAP5SD-B-G1-R 数据表(HTML) 44 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载