数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SAP5SD-B-G1-R 数据表(PDF) 32 Page - Renesas Technology Corp

部件名 SAP5SD-B-G1-R
功能描述  AS-Interface Spec. V3.0 Compliant Universal AS-i IC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SAP5SD-B-G1-R 数据表(HTML) 32 Page - Renesas Technology Corp

Back Button SAP5SD-B-G1-R Datasheet HTML 28Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 29Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 30Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 31Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 32Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 33Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 34Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 35Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 36Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 67 page
background image
SAP51 / SAP5S Datasheet
© 2016 Integrated Device Technology, Inc.
32
January 28, 2016
5.8.
Data Port and DSTBn
5.8.1.
Timing of Data I/O and DSTBn
Every data pin (D0 to D3) contains an NMOS open-drain output driver as well as a high-voltage, high-impedance
input stage. Received output data is stored in the Data Output Register and subsequently forwarded to the data
pins. A specific time (tDI-latch) after new output data has been written to the port the input data is sampled.
The availability of new output data is signaled by the Data Strobe (DSTBn) signal as shown in Figure 5.3. The
DSTBn pin has an additional reset input function, which is described further in section 5.13.
Any SAP5 reset sets the Data Output Register to FHEX and forces the data output drivers to the high-impedance
state. Simultaneously, a Data Strobe is generated with the same tsetup timing and tDSTBn pulse width as would be
used to drive new output data.
Table 5.10 Timing for Data Port Outputs
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNIT
Output data is valid after DSTBn high/low edge
tSTB
0.0
1.5
µs
Output driver is at high impedance state after DSTBn low/high
1)
thold
0.2
1.0
µs
Pulse width of Data Strobe (DSTBn)
2)
tDSTBn
6.0
6.8
µs
Acceptance of input data
3)
tDI-latch
10.5
12.5
µs
1)
Parameter is only valid if the respective data port is configured as an I/O pin.
2)
The timing of the resulting voltage signal also depends on the external pull-up resistor.
3)
The input data must be stable within the period defined by minimum and maximum values of tDI-latch.
5.8.2.
Input Data Pre-Processing
Figure 5.3
Timing Diagram for Data Port D[3:0] and DSTBn
DSTBn
Data port output data
D[3:0]
tDI-latch
tDSTBn
tSTB
Keep stable
Data port input data
thold
min
max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com