STLC1502 datasheet(68/81 Pages) STMICROELECTRONICS

68 / 81 page

STLC1502

68/81

Figure 14: PCM-block Interconnection Scheme

The PCM interface has 5 main signals:

•

DR (output): this is the serial data stream that the PCM sends to the codec

•

DX (input): this is the serial data stream sent by the codec and received by the PCM block

•

PCLK (input/output): this is the PCM clock sent to codec. In the application, the frequency is

2.048Mhz. The PCM clock can be generated by the PCM block from internal Master clock or can be

input externally, according to the bit CLKEN in configuration register

•

PFS (input/output): this signal is asserted high when the frame number zero is present on the serial

data stream; it is possible to program the codec so that the PCM block asserts this signal on a given

frame (FS). The same frame number is always present in the same time on DR and DX. The PFS

can be generated by division from PCLK or can be input externally, according to FSEN in the config-

uration register.

10.1 Miscellaneous Interface

This interface has two signals:

•

RSTn (input): this is the hardware active low reset

•

CLK (input): this is the master input clock coming from the external oscillator at 2.048Mhz in the cur-

rent application.

10.2 Interrupt Event Management

There are two interrupt lines that goes to the D950.

•

ITR3 line (Overrun)

•

ITR7 line (Frame synch).

PCLK

PFS

XAE(15:0)

XDE(15:0)

XWREn

XRDEn

XBSEn

ITR3n

ITR7n

RSTn

CLK

STLC1502 数据表(PDF) 68 Page - STMicroelectronics

STLC1502 数据表(HTML) 68 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载