STLC1502 datasheet(19/81 Pages) STMICROELECTRONICS

19 / 81 page

19/81

STLC1502

•

Defines the data width of the external memory device:

•

00 - Byte (8 bit)

•

01 - Half Word (16 bit)

•

10 - Word (32 bit)

DATALAT: Data Latency

•

Defines the number of memory clock cycles between the start of a memory read access and the first

valid data.

•

The DATALAT value is valid between 0 and 3.

SETUPTIME: Setup Time

•

Defines the number of memory clock cycles the memory driver spends in the DECODE state before

accessing the external memory.

•

The SETUPTIME value is valid between 0 and 7.

IDLETIME: Idle Time

•

Defines the minimum time the memory driver must spend in the IDLE state following memory

accesses.

•

The value defines the number of Memory Clock cycles.

•

The IDLETIME value is valid between 0 and 7.

SDRAMCOL: SDRAM Column Width Definition

•

Specifies the width of the SDRAM column address:

•

00 - 8 bits

•

01 - 9 bits

•

10 - 10 bits

•

11 - reserved

6.3.1.2 SDRAM Configuration registers

These registers are write only. A write access to the high registers will start the SDRAM configuration cycle,

during which the value written to the register will be asserted on the memory bus for a one clock period.

Low SDRAM Configuration Registers

MIAB: Memory Interface Address Bus

High SDRAM Configuration Registers

98765

43210

Reserved

MIAB

Reserved

MIVE

MIAA

MISA

STLC1502 数据表(PDF) 19 Page - STMicroelectronics

STLC1502 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载