数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC1502 数据表(PDF) 36 Page - STMicroelectronics

部件名 STLC1502
功能描述  VOICE OVER IP PROCESSOR
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC1502 数据表(HTML) 36 Page - STMicroelectronics

Back Button STLC1502 Datasheet HTML 32Page - STMicroelectronics STLC1502 Datasheet HTML 33Page - STMicroelectronics STLC1502 Datasheet HTML 34Page - STMicroelectronics STLC1502 Datasheet HTML 35Page - STMicroelectronics STLC1502 Datasheet HTML 36Page - STMicroelectronics STLC1502 Datasheet HTML 37Page - STMicroelectronics STLC1502 Datasheet HTML 38Page - STMicroelectronics STLC1502 Datasheet HTML 39Page - STMicroelectronics STLC1502 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 81 page
background image
STLC1502
36/81
The base address of the WDT register is 0x0C500000
The memory map of the WDT peripheral is shown below:
7.3 Miscellaneous I/O
All the registers not related to any module attached to the APB/AHB bus such as EII, Test are considered Mis-
cellaneous I/O. Additionally, the ESM configuration register and the Dual Port register are also part of this block.
7.3.1 Miscellaneous Register Map [0x0C080000]
The Miscellaneous register address is 0x0C080000
7.4 Interrupt Controller
In an ARM system, two levels of interrupt are available:
FIQ (Fast Interrupt Request) for fast, low latency interrupt handling
IRQ (Interrupt Request) for more general interrupts
Ideally, in an ARM system, only a single FIQ source would be in use at any particular time. This provides a true
low-latency interrupt, because a single source ensures that the interrupt service routine may be executed direct-
ly without the need to determine the source of the interrupt. It also reduces the interrupt latency because the
extra banked registers, which are available for FIQ interrupts, may be used to maximum efficiency by preventing
the need for a context save.
Separate interrupt controllers are used for FIQ and IRQ.
There are 15 interrupt causes available in the IRQ controller coming from:
Software (internally generated)
•Timer1
Address
Register Name
R/W
Notes
ESMBase + 0x00
WDTControl
R/W
WDT control register
ESMBase + 0x04
WDT reset_stat
R/W
WDT reset the status register
ESMBase + 0x08
WDT max_count
R/W
WDT programmable max count
ESMBase + 0x0C
WDT counter
R
WDT internal counter value
Address
Register Name
R/W
Notes
MISC_regBase+ 0x00
Control
W
This register allows to control the
reset/boot procedure and some
other control features
MISC_regBase+ 0x10
Status
W
This register allows DSP section
setting
MISC_regBase+ 0x20
IDENTIFICATION
R
This register provides informa-
tions about the device/system



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com