STLC1502 datasheet(40/81 Pages) STMICROELECTRONICS

40 / 81 page

STLC1502

40/81

Int.Base + 0x0C

IRQSoft

R/W

Only the bit 1 has to be used.

Writing ‘1’ it generates an inter-

rupt mapped in the bit 1 of the

IRQStatus and of the IRQRaw-

Status registers. Writing ‘0’ the

software

interrupt

cause

erased.

Int.Base + 0x10

FIQStatus

For the FIQ interrupt cause, ‘1’

means an active pending inter-

rupt that has to be served by

the ARM.

Int Base + 0x14

FIQRawStatus

For the IRQ interrupt source, a

‘1’ means an active pending

interrupt “before” the mask (w/

o considering the mask)

Int.Base + 0x18

FIQEnableSet

R/W

For the FIQ interrupt source, a

‘0’ means that even if an inter-

rupt source is active, it has to

stopped

(masked).

The

write operation of 1 to the bit0,

enables the interrupt

Int.Base + 0x1C

IRQEnableClear

The write operation of 1 to a

given bit, disables the corre-

sponding interrupt. As conse-

quence, the corresponding bit

in the IRQEnableSet goes to 0

(interrupt disabled).

Int.Base + 0x20

FIQEnableClear

The write operation of 1 into

the bit 0 disables FIQ interrupt

cause. As a result, the bit 0 in

the FIQEnableSet goes to 0

(interrupt disabled).

Int.Base + 0x24

IRQTestSource

R/W

Usable when the bit 0 of the

IRQSourceSel is set to one. In

this case this register is the

interrupt source cause. If set,

the cause is active (interrupt

generated) while if reset, the

cause is not active.

Address

R/W

Notes

STLC1502 数据表(PDF) 40 Page - STMicroelectronics

STLC1502 数据表(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载