数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M32C/86 数据表(PDF) 134 Page - Renesas Technology Corp

部件名 M32C/86
功能描述  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M32C/86 数据表(HTML) 134 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 130Page - Renesas Technology Corp M32C/86 Datasheet HTML 131Page - Renesas Technology Corp M32C/86 Datasheet HTML 132Page - Renesas Technology Corp M32C/86 Datasheet HTML 133Page - Renesas Technology Corp M32C/86 Datasheet HTML 134Page - Renesas Technology Corp M32C/86 Datasheet HTML 135Page - Renesas Technology Corp M32C/86 Datasheet HTML 136Page - Renesas Technology Corp M32C/86 Datasheet HTML 137Page - Renesas Technology Corp M32C/86 Datasheet HTML 138Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 505 page
background image
Page 111
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
11. Interrupts
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
11.6.6 Saving a Register
In the interrupt sequence, the FLG register and PC are saved to the stack.
After the FLG register is saved to the stack, 16 high-order bits and 16 low-order bits of PC, extended to 32
bits, are saved to the stack. Figure 11.7 shows stack states before and after an interrupt request is
acknowledged.
Other important registers are saved by program at the beginning of an interrupt routine. The PUSHM
instruction can save several registers(1) in the register bank used.
Refer to 11.4 High-Speed Interrupt for the high-speed interrupt.
NOTES:
1. Can be selected from the R0, R1, R2, R3, A0, A1, SB and FB registers.
[SP]
SP value before
an interrupt is
generated
Stack state before an interrupt request is acknowledged
Address
Stack state after an interrupt request is acknowledged
m-6
m-5
m–4
m–3
m–2
m–1
m
m+1
LSB
MSB
LSB
MSB
Address
The Stack
The Stack
FLGL
PCH
FLGH
Content of
previous stack
Content of
previous stack
Content of
previous stack
Content of
previous stack
PCL
PCM
[SP]
New SP value
m-6
m-5
m–4
m–3
m–2
m–1
m
m+1
0016
Figure 11.7 Stack States
11.6.7 Restoration from Interrupt Routine
When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC before the
interrupt sequence is performed, which have been saved to the stack, are automatically restored. The pro-
gram, executed before an interrupt request was acknowledged, starts running again. Refer to 11.4 High-
Speed Interrupt for the high-speed interrupt.
Restore registers saved by program in an interrupt routine by the POPM instruction or others before the
REIT and FREIT instructions. Register bank is switched back to the bank used prior to the interrupt
sequence by the REIT or FREIT instruction.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com