| 数据搜索系统,热门电子元器件搜索 |
|
H8/3021 数据表(PDF) 36 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3021 数据表(HTML) 36 Page - Renesas Technology Corp |
|
36 / 712 page ![]() 1. Overview Rev.2.00 Mar. 22, 2007 Page 12 of 684 REJ09B0352-0200 Type Symbol Pin No. I/O Name and Function System control RES 48 Input Reset input: When driven low, this pin resets the chip RESO/ FWE 57 Output/ Input Reset output (Mask ROM version): Outputs WDT-generated reset signal to an external device. Write enable signal (F-ZTAT version): Flash memory write control signal. STBY 47 Input Standby: When driven low, this pin forces a transition to hardware standby mode Interrupts NMI 49 Input Nonmaskable interrupt: Requests a nonmaskable interrupt IRQ 5, IRQ4 IRQ 1, IRQ0 72, 11, 69, 68 Input Interrupt request 5, 4, 1, 0: Maskable interrupt request pins Address bus A 23 to A20, A 19 to A8, A 7 to A0 77 to 80, 42 to 31, 29 to 22 Output Address bus: Outputs address signals Data bus D 7 to D0 20 to 13 Input/ output Data bus: Bidirectional data bus Bus control AS 54 Output Address strobe: Goes low to indicate valid address output on the address bus RD 55 Output Read: Goes low to indicate reading from the external address space. WR 56 Output Write: Goes low to indicate writing to the external address space indicates valid data on the data bus. WAIT 43 Input Wait: Requests insertion of wait states in bus cycles during access to the external address space |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |