H8SLASH3021 datasheet(86/712 Pages) RENESAS

86 / 712 page

3. MCU Operating Modes

Rev.2.00 Mar. 22, 2007 Page 62 of 684

REJ09B0352-0200

3.4

Operating Mode Descriptions

3.4.1

Mode 1

Ports 1, 2, and 5 function as address pins A

19 to A0, permitting access to a maximum 1-Mbyte

address space. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas.

3.4.2

Mode 3

Ports 1, 2, and 5 and part of port A function as address pins A

23 to A0, permitting access to a

maximum 16-Mbyte address space. The initial bus mode after a reset is 8 bits, with 8-bit access to

all areas. A

23 to A21 are valid when 0 is written in bits 7 to 5 of the bus release control register

(BRCR). (In this mode A

20 is always used for address output.)

3.4.3

Mode 5

Ports 1, 2, and 5 can function as address pins A

19 to A0, permitting access to a maximum 1-Mbyte

address space, but following a reset they are input ports. To use ports 1, 2, and 5 as an address bus,

the corresponding bits in their data direction registers (P1DDR, P2DDR, and P5DDR) must be set

to 1. The address bus width can be selected freely by setting DDR of ports 1, 2, and 5. The initial

bus mode after a reset is 8 bits, with 8-bit access to all areas.

3.4.4

Mode 6

Ports 1, 2, and 5, and port A (PA

7 to PA4) function as address pins A23 to A0, permitting access to a

maximum 16-Mbyte address space, but following a reset these pins, except for A

20, are input ports.

To use ports 1, 2, and 5 as address bus pins A

19 to A0, the corresponding bits in their data direction

registers (P1DDR, P2DDR, and P5DDR) must be set to 1 to select output mode. A

23 to A21 are

enabled by writing 0 to bits 7 to 5 in the address control register (ADRCR). The address bus

width can be selected freely (excluding A

20) by setting DDR of ports 1, 2, and 5, and ADRCR.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas.

3.4.5

Mode 7

This mode is an advanced mode with a 1-Mbyte address space which operates using the on-chip

ROM, RAM, and registers. All I/O ports are available.

Note: The H8/3022 Group cannot be used in mode 2 and 4.

H8/3021 数据表(PDF) 86 Page - Renesas Technology Corp

H8/3021 数据表(HTML) 86 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载