数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3021 数据表(PDF) 100 Page - Renesas Technology Corp

部件名 H8/3021
功能描述  16-Bit Single-Chip Microcomputer
PDF  712 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3021 数据表(HTML) 100 Page - Renesas Technology Corp

Back Button H8/3021 Datasheet HTML 96Page - Renesas Technology Corp H8/3021 Datasheet HTML 97Page - Renesas Technology Corp H8/3021 Datasheet HTML 98Page - Renesas Technology Corp H8/3021 Datasheet HTML 99Page - Renesas Technology Corp H8/3021 Datasheet HTML 100Page - Renesas Technology Corp H8/3021 Datasheet HTML 101Page - Renesas Technology Corp H8/3021 Datasheet HTML 102Page - Renesas Technology Corp H8/3021 Datasheet HTML 103Page - Renesas Technology Corp H8/3021 Datasheet HTML 104Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 712 page
background image
4. Exception Handling
Rev.2.00 Mar. 22, 2007 Page 76 of 684
REJ09B0352-0200
4.2.3
Interrupts after Reset
If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, PC and CCR
will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests,
including NMI, are disabled immediately after a reset. The first instruction of the program is
always executed immediately after the reset state ends. This instruction should initialize the stack
pointer (example: MOV.L #xx:32, SP).
4.3
Interrupts
Interrupt exception handling can be requested by five external sources (NMI, IRQ
0, IRQ1, IRQ4,
IRQ
5) and 25 internal sources in the on-chip supporting modules. Figure 4.3 classifies the interrupt
sources and indicates the number of interrupts of each type.
The on-chip supporting modules that can request interrupts are the watchdog timer (WDT), 16-bit
integrated timer unit (ITU), serial communication interface (SCI), and A/D converter. Each
interrupt source has a separate vector address.
NMI is the highest-priority interrupt and is always accepted. Interrupts are controlled by the
interrupt controller. The interrupt controller can assign interrupts other than NMI to two priority
levels, and arbitrate between simultaneous interrupts. Interrupt priorities are assigned in interrupt
priority registers A and B (IPRA and IPRB) in the interrupt controller.
For details on interrupts see section 5, Interrupt Controller.
Interrupts
External interrupts
Internal interrupts
NMI (1)
IRQ , IRQ , IRQ , IRQ (4)
WDT* (1)
ITU (15)
SCI (8)
A/D converter (1)
Notes:
* When the watchdog timer is used as an interval timer, it generates
an interrupt request at every counter overflow.
0
1
4
5
Numbers in parentheses are the number of interrupt sources.
Figure 4.3 Interrupt Sources and Number of Interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com